

# Implementation of Islanding Detection Using Phase-Locked Loops in Three-Phase Electrical Grid-Interface Power Convertors

Mahesh Thati & Mahesh Jonnala

<sup>1</sup>Assistant Professor, Dept of EEE, Institute of Aeronautical Engineering college, Dundigal, Hyderabad.

E-mail:maheshthati216@gmail.com

<sup>2</sup>Masters in Power Electronic Systems from Osmania University, Hyderabad.

E-mail:mahesh.vikram023@gmail.com

**ABSTRACT:***In order to encounter the necessities for grid interconnection, it is essential that the control of Distributed Power Generation systems (DPGSs) should be improved. Therefore, grid synchronization algorithms play a vital role for Distributed Power Generation Systems (DPGSs). Phase locked loop and synchronization techniques are one of the most important issues for operating grid-interfaced converters in practical applications, which involve Distributed Power Generation Systems, Flexible AC Transmission Systems (FACTS), and High Voltage Direct Current (HVDC) Transmission, and so on. This paper proposes a systematic PLL modeling and design approach to evaluate different frequency-based islanding detection methods. Two different types of PLL-based islanding detection solution are discussed, accounting for a majority of the existing methods. The first method is to modify the PLL to constantly move the stable equilibrium point. The second method is to modify the PLL small-signal characteristics to achieve a monotonic instability behavior under the islanded conditions. The design procedures of these methods are presented using the proposed PLL modeling approach.*

**KEYWORDS-**Converter stability, distributed generation (DG), islanding detection, phase-locked loop (PLL).

## I. INTRODUCTION


Renewable energy resources are being widely used nowadays for power generation. Three phase inverter implemented in the unified control strategy is effective and gives the better inductor current [1]. Distributed generation (DG) is emerging as a viable alternative when renewable or nonconventional energy resources are available, such as wind turbines, photovoltaic arrays, fuel cells, micro turbines [2], [4].

Most of these resources are connected to the utility through power electronic interfacing converters, i.e., three-phase inverter. Moreover, DG is a suitable form to offer high reliable electrical power supply, as it is able to operate either in the grid-tied mode or in the islanded

mode [3]. In the grid-tied operation, DG delivers power to the utility and the local critical load. Upon the occurrence of utility outage, the islanding is formed. Under this circumstance, the DG must be tripped and cease to energize the portion of utility as soon as possible according to IEEE Standard 929-2000 [5]. However, in order to improve the power reliability of some local critical load, the DG should disconnect to the utility and continue to feed the local critical load [6]. The load voltage is a key issue of these two operation modes, because it is fixed by the utility in the grid-tied operation, and formed by the DG in the islanded mode, respectively. Therefore, upon the happening of islanding, DG must take over the load voltage as soon as possible, in order to reduce the transient in the load voltage. And this issue brings a challenge for the operation of DG. Droop-based control is used widely for the power sharing of parallel inverters [12], [13], which is called as voltage mode control in this paper, and it can also be applied to DG to realize the power sharing between DG and utility in the grid-tied mode [14]. In this situation, the inverter is always regulated as a voltage source by the voltage loop, and the quality of the load voltage can be guaranteed during the transition of operation modes. However, the limitation of this approach is that the dynamic performance is poor, because the bandwidth of the external power loop, realizing droop control, is much lower than the voltage loop. Moreover, the grid current is not controlled directly, and the issue of the inrush grid current during the transition from the islanded mode to the grid-tied mode always exists, even though phase locked loop (PLL) and the virtual inductance are adopted. In the hybrid voltage and current mode control, there is a need to switch the controller when the operation mode of DG is changed. During the interval from the occurrence of utility outage and switching the controller to voltage mode, the load voltage is neither fixed by the utility, nor regulated by the DG, and the length of the time interval is determined by the islanding detection process.

A Microgrid or a portion of the power grid can be isolated from the grid. However, the synchronization of

microgrids that operate with multiple distributed generators (DGs) and loads cannot be controlled by a traditional synchronizer. It is necessary to control multiple distributed generators and energy storage systems in a coordinated way for the microgrid synchronization. Power converter system can be operated in islanded or standalone mode. In ideal condition, the output voltage parameters like amplitude, frequency and phase cannot be controlled for a grid together where multiple DGs are working in parallel; whereas the same parameters for standalone inverter to be connected to grid can be controlled by means of the various control strategies [1].



General structure of distributed power system [1]

Therefore, the main issue in this approach is that it makes the quality of the load voltage heavily reliant on the speed and accuracy of the islanding detection method [7]-[11]. Therefore, it is necessary and also our intention to investigate the inherent mechanism and the converter output frequency dynamic behaviors using a systematic approach, which can be eventually applied to multiple inverter conditions. This paper is dedicated to the modeling and design procedures for frequency-based islanding detection.

The Inverter which working in standalone mode and is ready for synchronization to go for grid connected mode, has to closely track the grid frequency [2]. Normally grid frequency is varying according to load variations [3]. Any mismatch on frequency may lead to generate unwanted circulating currents and may lead to damage electronic devices. In this regard use of PLL is widely preferred technique that enables tracking the grid frequency [4]. Various techniques of synchronization of the inverter based on the Phase Locked Loop (PLL) are described in the second section named Methodology. Different issues and solutions related to different PLL methods are also described in it.




Fig. 1. Synchronous reference frame PLL linear model.




Fig. 2. Typical PLL linear model.

Two types of PLL-based islanding detection methods will be discussed and compared with the typical PLL. Figs. 1 and 2 show the typical SRF PLL structure and its linear model. The closed-loop response is shown in (1), where the phase-detector gain  $K_{PD}$  equals the input ac voltage amplitude  $V_g$ .

## II. ISLANDING DETECTION BASED ON PLL LARGE-SIGNAL STABILITY

Fig. 3 shows a three-phase power converter system where  $Z_L$  and  $Z_g$  are the paralleled RLC local load and grid impedances, respectively. The islanding event occurs when the point-of-common-coupling (PCC) switch opens.  $I_c$  is the injection current amplitude of the inverter. The modeling of PLL frequency behavior at the islanded condition was presented in [5]. In most cases, the islanding events would be effectively detected by directly monitoring the PLL output frequency. However, for the paralleled RLC load with 60 Hz resonant frequency, the PLL output frequency will stay at the resonant frequency and the system cannot detect the islanding event. Therefore, the PLL or internal control loops are usually modified to detect islanding under such a loading condition.




Fig. 3. Three-phase grid-interface power converter system.

The nonlinear PLL model under the islanded condition is shown in Fig. 4. Under the islanded condition, the PLL still tracks the inverter terminal voltage produced by the inverter's current flowing to  $Z_L$ . Therefore, there is a self-synchronization loop shown in the model.




Fig. 4. SRF PLL model under the islanded condition.

This nonlinear PLL model can be linearized around the line frequency to obtain the small-signal model [5], as shown in Fig. 5.  $I_c R_L$  is considered as  $k_{PD}$ .




Fig.5. Linearized small-signal PLL model under islanded condition.

If the equilibrium point changes, the PLL output will automatically react to this change. Therefore, many islanding-detection methods are proposed to actively perturb the equilibrium point. Fig. 6 shows an example of PLL-based islanding detection using such a way. An additional large-signal feedback loop is introduced and multiplied by a gain  $k_{pt}$  (a 0.5 or 1 Hz small triangular signal between 0 and  $k_{max}$ ). This additional

feedback loop constantly shifts the equivalent resonant frequency. Thus, the PLL output frequency will keep moving all the time. As shown in Fig. 7, the output frequency will follow the input injection signal  $k_{pt}$ . Eventually, the average value  $\omega_{av}$  of the PLL output will stay lower than 60 Hz to ensure  $F = 0$ .




Fig. 6. Modified PLL with a large-signal feedback for islanding detection.

According to Fig. 7, the PLL output  $\omega_c$  can be directly monitored to detect the islanding condition, and a low-pass filter (LFP) is used to eliminate the high-frequency noise. The islanding-detection protection signal is set when  $\omega_c$  is lower than the  $\omega_{th}$  or the variation range of  $\omega_c$  is beyond the threshold. The only design parameter is  $k_{pt}$ , because it is a very low frequency signal, much lower than the PLL bandwidth. The output of the PLL can be assumed to be at the steady state all the time.




Fig. 7. First PLL output behavior when the islanding condition occurs.

The change of the grid synchronization performance owing to the additional feedback loop can be investigated by exploring the PLL model at the stiff grid-tied mode,

as shown in Fig. 9.




Fig. 9. Modified PLL model under the stiff grid-connected condition.

### III. ISLANDING DETECTION BASED ON PLL SMALL-SIGNAL STABILITY

The PLL cannot detect the paralleled RLC load, because the PLL is stable according to (5). Therefore, the equilibrium point itself can be modified to be unstable. With this idea, the PLL can be modified as shown in Fig. 15. An additional small-signal feedback term is introduced with a constant gain  $N$ . Then, the equivalent small-signal PLL model around the equilibrium point at the islanded condition is shown in Fig. 16




Fig. 15. Modified PLL with a small-signal feedback for islanding detection.




Fig. 16. Small-signal model of the modified PLL for islanding detection.

### IV. SIMULATION RESULTS

The PLL behavior is verified in a 2.5 kW two-level three-phase PWM converter system shown below




Fig. 17




Fig.

18




Fig.

19




Fig.

20

### V. CONCLUSION

The proposed PLL model can be used to analyze and explain the underlying theory for both large-signal perturbation-based and small-signal positive-feedback-based islanding-detection solutions. For the large-signal perturbation-based method, the PLL keeps tracking the constantly moving equilibrium point. The change of PLL's grid synchronization performance is very limited and is robust in grid-tied conditions. The detection speed is inherently slow due to the slow PLL

bandwidth, thereby requiring a low-frequency, for example, 1 Hz, signal injection. For the small-signal instability based method, the proposed small-signal PLL model shows that the additional small-signal loop gain design is determined by the local load power quality factor and its resonant frequency to ensure islanding-detection performance.

## REFERENCES

- [1] “Renewables 2007 Global Status Report,” Paris:REN21 Secretariat and Washington, DC: Worldwatch Institute, REN21. 2008.
- [2] IEEE Standard for Interconnecting Distributed Resources with Electric Power System, IEEE standard 1547, 2003
- [3] L. Kumpulainen, K. Kauhaniemi, P. Verho, and O. Vähämäki, “New Requirements for System Protection Caused by Distributed Generation,” 18th International Conference on Electricity Distribution, Turin, Jun. 2005.
- [4] J. M. Lee, “Islanding detection methods for microgrids,” M.S. thesis, Dept. Elect. Comput. Eng., Univ. Wisconsin-Madison, Madison, WI, USA, 2011.
- [5] D. Dong, “Ac-dc bus-interface bi-directional converters in renewable energy systems,” Ph.D. dissertation, Dept. Elect. Comput. Eng., Virginia Polytechn. Inst. State Univ., Blacksburg, VA, USA, 2012.
- [6] T. N. Thacker, “Phase-locked loops, islanding detection and microgrid operation of single-phase converter systems,” Ph.D. dissertation, Dept. Elect. Comput. Eng., Virginia Polytechn. Inst. State Univ., Blacksburg, VA, USA, 2009.
- [7] Z. Ye, A. Kolwalkar, Y. Zhang, P. Du, and R. Walling, “Evaluation of anti-islanding schemes based on nondetection zone concept,” IEEE Trans. Power Electron., vol. 19, no. 5, pp. 1171–1176, Sep. 2004.
- [8] Z. Ye, R. Walling, L. Garces, R. Zhou, L. Li, and T. Wang, “Study and development of anti-islanding control for grid-connected inverters,” Dept. Energy, Nat. Renew. Energy Lab., Golden, CO, USA, Tech. Rep. NREL/SR-560–36243.
- [9] T. Thacker, F. Wang, R. Burgos, and D. Boroyevich, “Implementation of control and detection algorithms for utility interfaced power conversion systems,” in Proc. IEEE Appl. Power Electron. Conf. Exposit., Mar. 2006, pp. 1745–1750.
- [10] Y. Jung, J. Chio, B. Yu, J. So, and G. Yu, “A novel active frequency drift method of islanding prevention for the grid-connected photovoltaic inverter,” in Proc. IEEE Power Electron. Specialists Conf., Jun. 2005, pp. 1915–1921.
- [11] M. Moeneclaey. The optimum closed-loop transfer function of a phase-locked loop used for synchronization purposes. IEEE Trans. Communications. Vol. 31, No. 4, pp. 549-553, 1983.
- [12] M. T. Hill, “A frequency steered phase-locked loop”. IEEE Trans. Communications. Vol. 45, No. 6, pp. 737-743, 1997.
- [13] Nikos Margaris, Vassilios Petridis, D. Efthymiatis. “Phase-locked loop control of a nonlinear DC motor”. IEEE Trans. Industrial Electronics, Vol. 29, No. 1, pp 91-93, 1982.
- [14] Ching-Tsai Pan, Emily Fang, “A phase-locked-loop-assisted internal model adjustable speed controller for BLDC motors”. IEEE Trans. Industrial Electronics, Vol. 55, No. 9, pp 3415- 3425, 2008.
- [15] Mu-Ping Chen, Jan-Ku Chen, Katsuaki Murata, et al. “Surge analysis of induction heating power supply with PLL”. IEEE Trans. Power Electronics, Vol. 16, No. 5, pp. 702-709, 2001.
- [16] Hidekazu Miura, Shinsuke Arai, Fumihito Sato, et al. “Asynchronous rectification using a digital PLL technique for contactless power supplies”. IEEE Trans. Magnetics, Vol. 41, (10), pp. 3997-3999. 2005.
- [17] M. K. Ghartemani, M. R. Iravani. “A nonlinear adaptive filter for online signal analysis in power systems applications” IEEE Trans. Power Delivery, 2002, Vol. 17, No. 2, pp. 617-622, 2002.
- [18] Masoud Karimi-Ghartemani and M. Reza Iravani, “Robust and Frequency-Adaptive Measurement of Peak Value” IEEE transaction on power delivery, vol. 19, no. 2, pp. 481-489, April 2004.
- [19] M. K. Ghartemani, M. R. Iravani. “A signal processing module for power system applications”. IEEE Trans. Power Delivery, Vol. 18, No. 4, pp. 1118-1126, 2003.

[20] M. K. Ghartemani, M. R. Iravani. "A method for synchronization of power electronic converters in polluted and variable frequency environments" IEEE Trans. Power Systems, Vol. 19, No.3, pp.1263-1270, 2004.

#### **BIODATA**



Mahesh Thati, a teaching experience of 6 years i.e. from 2012 to 2017 and currently Working as Assistant Professor in Institute of Aeronautical Engineering college, Dundigal, Hyderabad.



Mahesh Jonnala completed Masters in Power Electronic Systems from Osmania University, Hyderabad.