

Design A 8 Bit Fault Tolerant Parallel FFT's Using Parseval Checks

T. Venkata Narayana Reddy & G.V.Ravi Kumar

M.Tech- Student, Dept of E.C.E, BVSR Engineering College, Chimakurthy, A.P Associate Professor, Dept of E.C.E, BVSR Engineering College, Chimakurthy, A.P

ABSTRACT: Presently, the circuits of communication and signal processing became more difficult. This is due to the CMOS technology scaling in which more transistors is integrated on a single device. The transistors which are operated with low voltages are known as scaling. These are more liable to the errors caused by the noise and manufacturing variations. Errors cause the reliability risk for advanced electronic circuits. Algorithm Based Fault Tolerance (ABFT) technique is used to utilize the algorithmic properties. FFTs are the major key building blocks in every system. Perseval or sum of square check is one of the techniques which are most extensively used. A technique has been proposed which utilizes this reality to implement fault tolerance on parallel filters. Initially, this technique is applied to secure the FFTs. Therefore, two protection schemes are proposed and evaluated which unify the usage of Error Correction Codes (ECC) and Parceval checks.

Index terms: Error Correction Codes (ECC), Fast Fourier Transforms (FFTs), Soft Errors.

I.INTRODUCTION

Error Correction Codes (ECC) techniques have been mostly utilized to correct the errors and to improve the reliability of memories. ECC contains data bits and additional check bits. Since, they are typically from the linear block codes. Data bits are written in data bit array and check bits are produced by using the data bits which are stored in check bit arrays. This operation is performed during write operation of memories. The check bits always should be tested for same fault models. FFTs converting the signal from time domain to frequency domain. Error coding is one of the methods for detecting and correcting the errors to verify information.

The FFTs can maximize the possibility of applying error correction codes which are in parallel. Let us assuming that there can only be a single error on the system in the case of radiation-induced soft errors and may be two in worst case. On the basis of the Partial Summation with parity FFT the modern technique is implemented for multiple error corrections.

Hence, these parallel filters or FFTs generates an opportunity for implementing the ABFT technique.

II.LITERATURE SURVEY

A modern technique called Parseval's method is used for detecting the errors in multiple FFT. This is attained by Sum of Squares (SOSs) check which is based on Parseval's theorem. If the FFT have no error then its Sum of Squares of the input must be equal with the Sum of Squares of its frequency domain output. This correlation is used to identify the errors with minimum overhead. The Parseval's check can be combined with the error correction codes for minimizing the area overhead for parallel FFTs.

Multiple error detection and correction can be attained through this combination. The easy way is to generate the redundant input for single



Available at https://edupediapublications.org/journals

e-ISSN: 2348-6848 p-ISSN: 2348-795X Volume 04 Issue-17 December 2017

FFT with all the four FFT inputs. The errors can be reduced when the parity FFT output is XORed with fault free outputs of the FFTs. These techniques can reduce the total number of Sum of Squares which is used. The parity SOS fault tolerance parallel FFT is shown in below figure.



FIG 1.PARITY SOS FAULT TOLERANT PARALLEL FFTS.

This relationship can be used for detecting the errors for each input or output sample. SOS check is combined with the ECC for reducing the security for the parallel FFTs. Hence SOS check only detects the errors and ECC should implement the correction. This can be achieved by using a single parity bit for all FFTs. The combination of these two techniques can be used for reducing the number of additional FFTs. This method will be referred as parity-SOS.

In Parity-SOS scheme an additional parity FFT is utilized for correcting the errors. This technique is shown in above fig 2. This method is introduced as parity-SOS-ECC technique. Hence, final observation is that ECC scheme can detect all the errors which exceed a threshold and SOS can detect most errors.



FIG 2. PARITY SOS-ECC FAULT TOLERANT PARALLEL FFTS.

Therefore, fault injection experiments to be done for determining the percentage of errors which are actually corrected.

III.PROPOSED SYSTEM

Now-a-days, a modern scheme is obtained on the basis of the Error Correction Codes (ECC). Each filter in this technique can be equivalent of a bit. Parity check bits can be evaluated by using addition. The operation of this technique is the output of the sum of the several inputs is the sum of the individual outputs. So, this is valid for any linear operation.

It is supposed that there is only a double error on the system at any given point in time. There are three main contributions. They are:

1) The parallel FFTs are protected by the Error Correction Code. It exhibits its effectiveness in terms of overhead and protection effectiveness.

2) A new technique is presented in which we can use the Parseval or sum of squares (SOSs) checks combined with parity FFT.

3) It is the modern technique in which the ECC is used on the SOS checks instead of the FFTs.



International Journal of Research

Available at https://edupediapublications.org/journals

e-ISSN: 2348-6848 p-ISSN: 2348-795X Volume 04 Issue-17 December 2017



FIG 3. PARALLEL FFT PROTECTION USING ECCS.

This scheme is evaluated by using FPGA implementations to estimate the protection overhead. The protection overhead can be reduced by combining the use of ECCs and parseval checks.



IV.RESULTS

FIG 4. INPUT WAVEFORM

Name	Value	 4,999,994 ps	4,999,995 ps	4,999,995 ps	4,999,997 ps	4,999,998 ps	4,999,999 ps
uv(11:0)	000000000000			000000000	000		
▶ 100 uw[11:0]	000000000000			000000000	000		
uvv(11:0]	00000000000			000000000	000		
uww[11:0]	00000000000			000000000	000		
▶ 📷 rs[15:0]	0000000000000			0000000000	00010		
rss[15:0]	00000000000000			0000000000	00010		
rsss[15:0]	00000000000000			0000000000	00010		
rssss[15:0]	000000000000000000000000000000000000000			0000000000	00011		
▶ 📲 epq[16:0]	00000000000000			00000000000	000101		
epqq[16:0]	000000000000000000000000000000000000000			00000000000	000 100		
▶ ➡ epqqq[16:0]	00000000000000			00000000000	00101		
epqqqq[16:0]	0000000000000			00000000000	000010		
▶ 📲 pq[16:0]	00000000000000			00000000000	000 10 1		
pqq[16:0]	00000000000000			00000000000	000 100		
▶ 📲 pqqq[16:0]	000000000000000			00000000000	000 10 1		
Padada[16:0]	000000000000000000000000000000000000000			00000000000	000 100		
▶ 🐳 x[1:0]	00			00			

FIG 5. OUTPUT WAVEFORM

V.CONCLUSION

Detecting and correcting errors such as critical reliability are difficult in signal processing which increases the use of fault tolerant implementation. Recently, it is common to signal processing circuits for finding the several filters operating in parallel. Proposed is an area efficient technique to detect and correct single errors. The approach is on the basis of applying SOS-ECC check to the parallel FFT outputs to detect and correct errors. A simple parity FFT is used for correction. The 8 point FFT with the input bit length 32 is protected using the proposed technique. This technique can detect and correct only single bit error and it reduces area results in high speed compared to existing techniques.

VI.REFERENCES

[1] N. Kanekawa, E. H. Ibe, T. Suga, and Y. Uematsu, Dependability in Electronic Systems: Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances. New York, NY, USA: Springer-Verlag, 2010.

[2] R. Baumann, "Soft errors in advanced computer systems," IEEE Des. Test Comput., vol. 22, no. 3, pp. 258–266, May/Jun. 2005.



e-ISSN: 2348-6848 p-ISSN: 2348-795X Volume 04 Issue-17 December 2017

[3] M. Nicolaidis, "Design for soft error mitigation," IEEE Trans. Device Mater. Rel., vol. 5, no. 3, pp. 405–418, Sep. 2005.

[4] A. L. N. Reddy and P. Banerjee, "Algorithmbased fault detection for signal processing applications," IEEE Trans. Comput., vol. 39, no. 10, pp. 1304–1308, Oct. 1990.

[5] T. Hitana and A. K. Deb, "Bridging concurrent and non-concurrent error detection in FIR filters," in Proc. Norchip Conf., Nov. 2004, pp. 75–78.

[6] S. Pontarelli, G. C. Cardarilli, M. Re, and A. Salsano, "Totally fault tolerant RNS based FIR filters," in Proc. 14th IEEE Int. On-Line Test Symp. (IOLTS), Jul. 2008, pp. 192–194.

[7] B. Shim and N. R. Shanbhag, "Energyefficient soft error-tolerant digital signal processing," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 4, pp. 336–348, Apr. 2006.

[8] Z. Gao, W. Yang, X. Chen, M. Zhao and J. Wang, "Fault missing rate analysis of the arithmetic residue codes based fault-tolerant FIR filter design," in Proc. IEEE IOLTS, 2012, pp. 130–133.

[9] B. Shim and N. Shanbhag, "Energy-efficient soft error-tolerant digital signal processing," IEEE Trans. Very Large Scale Integr. Syst., vol. 14, no. 4, pp. 336–348, Apr. 2006.

[10] Y.-H. Huang, "High-efficiency soft-errortolerant digital signal processing using fine-grain subword-detection processing," IEEE Trans. Very Large Scale Integr. Syst., vol. 18, no 2, pp. 291–304, Feb. 2010.

[11] P. Reviriego, C. J. Bleakley, and J. A. Maestro, "Structural DMR: A technique for implementation of soft-error-tolerant FIR

filters," IEEE Trans. Circuits Syst. II: Exp. Briefs, vol. 58, no. 8, pp. 512–516, Aug. 2011.



T. venkata narayana reddy studied B.Tech at bvsr engineering college and at present he is pursuing M.Tech at bvsr engineering college. His area of interested VLSI design.



G.V.RAVI KUMAR Studied B.Tech at vignan's engineering college,vadlamudi,guntur and M.Tech at St.johns college of engineering & technology, yemmiganur. At present he is working as associate professor at B.V.S.R engineering College with 13 years experience. His of interest area is communication.

Available online: <u>https://edupediapublications.org/journals/index.php/IJR/</u>