

e-ISSN: 2348-6848 p-ISSN: 2348-795X Volume 05 Issue-01 January 2018

A Novel Method for 64-Bit BCD Add-Subtract Unit Design by Reversible Using Parallel Pipelined Method

M.Sumanth Chaitanya & S.Raghavendra

¹ Lecture, Department of ECE, JNTUA College of Engineering ,Dist Anantapuram , AndraPradesh, India

² Asst.Professor, Department of ECE, Dist Anantapuram , AndraPradesh, India.

Abstract

Arithmetic unit design using reversible logic gate has received much attention as it reduces power dissipation with no loss of information. This paper proposes the design of 64-bit Binary Coded Decimal (BCD) addition and subtraction unit using reversible logic gates. The reversible 64 -bit BCD addition unit is designed using the following modules such as reversible 4-bit Carry Propagate unit using reversible logic gates such as Feynman gate and URG gate and a reversible 4-bit error correction unit. The 4-bit error correcting unit designed by reversible (4x1) Multiplexer (MUX) unit using Toffoli gate and TNOR gates to provide the output with a precise value. The reversible 64-bit BCD subtraction unit is designed based on the nine's complement method of 4-bit reversible BCD addition. In BCD subtraction unit, the error correcting block is designed with the conditional reversible logic COG gate to make the necessary corrections at the output to get exact output. The reversible 64- bit BCD addition and subtraction unit is designed based on the parallel pipelined unit to enhance the speed of operation. This proposed reversible 64-bit BCD addition module has 416 garbage values with the critical path delay of 17.420 ns; reversible 32-bit BCD subtraction module has 240 garbage values with the critical path delay of about 17.420 ns.

Index Terms— Reversible logic gates; BCD adder; BCD subtractor, Reversible add-subtract unit.

I. INTRODUCTION

Reversible logic is the effective alternative in the design of

low power arithmetic unit. The reversible logic gate, which has one to one mapping technology provide output with zero loss of information. According to Bennett no energy would dissipate from a system if it would be able to return to its initial state from its final state regardless of what occurred in between [1]. In reversible logic gates input vectors can be retrieved from the output vectors with accuracy and low power dissipation. BCD employed on various digital processors decreases the delay of manipulation. BCD circuit may open new application areas of finance, commerce, land management and internet-based systems. BCD digit eliminates the truncation error and thereby reduces the computation delay. In this paper, BCD addition and subtraction unit has been implemented using the reversible logic gates. The addition and subtraction unit is designed for 32-bit input data using reversible logic gates. BCD adder and subtraction requires error correction unit which provides exact BCD output. The reversible logic gates such as Toffoli gate, Feynman gate, TNORG gate and URG gate are used in the design of reversible 64-bit BCD addition unit; SBV gate, TNORG gate, URG gate, Feynman gate, Toffoli gate and COG gate are used in the design of 32-bit reversible BCD subtraction unit. This proposed method will effectively reduce the delay, error and garbage values.

A. Reversible logic

Reversible logic gates are designed to meet the needs such as high speed, no loss of data in the form of heat energy [2]. These gates have stretched its application over wide



range such as low power optical computing, nanotechnology and quantum computing. One to one mapping of input and output vectors of reversible logic gates prevents the gate from loss of information in the form of heat energy. Reversible logic gates reduce the loss of information when repossessing the input vectors from output vector. Input vectors of the reversible logic gates are 0"s and 1"s; the output vectors comprise of output values and the garbage values. These garbage values along with output values helps in retrieving the input vectors without any loss in information. Reversible logic gates are more effective in implementing the Boolean expressions with high accuracy. Reversible logic gates do not allow fan-out whereas cascading of reversible logic gates is possible [3]. This paper proposes the design of BCD adder and subtraction for 32-bit input data using reversible logic gates.

II. LITERATURE SURVEY

In the existing design, X. Susan Christina, M.Sangeetha Justine, K.Rekha, U.Subha and R.Sumathi designed BCD addition and subtraction unit is designed using the reversible logic gates. A 4-Bit Reversible BCD addition unit is designed as ripple carry adder, carry skip adder, carry select adder and carry look-ahead adder using reversible logic gate named NEW gate, Feynman gate, TSG gate, Toffoli gate, Fredkin gate. The comparative result of reversible 4-bit BCD adder is provided with the delay of manipulation. From the existing module of comparison carry look-ahead adder has the lowest delay of manipulation of about 456.774ns with the garbage values of 48 [4]. V. Rajmohan, V. Renganathan, and M. Rajmohan proposed a 4-bit BCD Subtraction unit is realized by obtaining nine"s complement of one of the 4bit input vectors and is added using the 4-bit BCD adder unit. The reversible logic gates such as TKS gate, SCL gate, HNG gate, Peres gate, BVF gate have been used in the design of 4-bit reversible BCD subtraction unit. The delay of manipulation of reversible 4-bit subtraction unit is estimated in the existing work is about 36ns with the garbage value of 37 [5]. Robert D. Kenney and Michael J. Schulte proposed the design of BCD using double error correction unit for addition. The addition is performed using the Carry Save adder and Carry Propagate Adder in the form of a tree structure with double error correction unit to reduce the error of manipulation [6].

III. PROPOSED DESIGN

In this paper, reversible logic gates are used to realize the 32-bit BCD addition and subtraction units. Reversible logic gates are employed so as to reduce the delay and power dissipation in the BCD arithmetic unit. BCD adder adds two input data and produces the sum as the result. On account of any error in the sum value like the output data so generated is not a BCD number then there needs a correction block for the error output so produced [7]. Reversible BCD subtraction unit subtracts the two input values and generates the difference value as the output. In the proposed design, subtraction is realized by taking the nine"s complement and adding the complemented value along with the other input data [8].

A. Reversible 32-bit BCD Addition

Reversible BCD addition design consists of two modules such as 4-bit addition unit and an error correcting unit.Reversible 32-bit BCD addition unit is realized by cascading eight 4- bit BCD adder along with the error correction unit designed individually in the Carry Propagate adder (CPA) fashion. Reversible logic gates used in this designing are Feynman gate and URG gate for about 4-bit input vectors. Fig.1, shows the design of proposed 4-bit BCD addition unit using reversible logic gates.



International Journal of Research

Available at https://edupediapublications.org/journals

e-ISSN: 2348-6848 p-ISSN: 2348-795X Volume 05 Issue-01 January 2018



Fig. 1. Proposed 4-bit reversible BCD Addition unit

The generated output from 4-bit adder unit is checked for error using error correction unit. Error correction block is designed by (4x1) MUX using Toffoli gate and TNORG gate. If the output of (4x1) MUX is "1" then the value of binary "0110" is added with the output of stage 1 of reversible 4-bit BCD adder; else the output is generated without any correction.

By cascading 8 reversible 4-bit BCD adder along with the error correction block, 64-bit reversible BCD addition can be realized as shown in Fig. 2.





B. Reversible 32-bit BCD Subtractor

Reversible 32-bit BCD subtraction unit is designed based on addition of nine^{ss} complement of one of the two 4-bit inputs and is added with the other 4-bit input value.



Fig. 3, the error correction block is designed for individual 4-bit BCD addition blocks

Reversible 4-bit addition unit is designed based on CPA fashion using the reversible logic gates such as Feynman gate and URG gate; error correcting unit is designed using the reversible logic gates such as Toffoli gate and TNORG gate. Nine"s complement of one of the 4-bit input vectors is designed using reversible SBV gate. In case of the output of 4-bit BCD adder design provides the carry of "1" the output of the particular block is fed into the nine"s complement; else if the carry is "0" the output of 4-bit BCD adder is generated at the output vector with no correction made at the error correction unit. In case of any error correction required for the output of reversible 4-bit BCD subtraction unit the reversible COG gate plays the role conditional statement; if no correction is needed then the output of reversible 4-bit subtraction unit is generated without any correction.



Available at <u>https://edupediapublications.org/journals</u>

e-ISSN: 2348-6848 p-ISSN: 2348-795X Volume 05 Issue-01 January 2018



Fig. 4. Proposed 64-bit reversible BCD Subtract unit

From Fig. 4, it is inferred that the 64-bit BCD subtraction is realized by cascading of eight 4-bit reversible BCD subtraction units along with the error correction block manipulated for individual reversible 4-bit BCD subtraction.

IV. RESULT AND DISCUSSION

Fig.5, shows the simulation result of reversible 32-bit BCD addition unit which have been designed. The vectors sum1, sum2, sum3, sum4, sum5, sum6 and sum7 are the 4-bit BCD adder output that acts as an intermediate blocks to generate the output vectors. Reversible 32-bit BCD adder so designed, calls the reversible 4-bit BCD addition 8 times to generate the output of 32-bit reversible BCD adder Addition is performed based on the CPA fashion using reversible logic gates for individual 4-bit BCD input vectors. The error correction is made depending on the output of the (4x1) MUX designed using reversible logic gates.

Name	Value		1,999,998 ps	1,999,999 ps
🕨 🛁 a[31:0]	100000101010	100000	10 10 10 10 10000 1 1 10 10	111111100
🕨 📑 b[31:0]	010101110101	010101	1010101110101011	101011111
🕨 📷 sum[32:0]	100111010010	1001110	100 10 1000000 1 100 1	001001011
🕨 😽 sum1[4:0]	01011		01011	
🕨 😽 sum2[4:0]	00100		00100	
🕨 😽 sum3[4:0]	10010		100 10	
🕨 😽 sum4[4:0]	10011		10011	
🕨 📑 sum5(4:0)	00000		00000	
🕨 😽 sum6[4:0]	10101		10101	
🕨 📑 sum7[4:0]	01010		01010	

Fig. 5. Simulation result of reversible 32-bit BCD Addition unit

From Fig. 5, simulation result, vectors a and b are the input; sum provides the output values of the 64-bit BCD addition.

Name	Value	 1,999,997 ps	1,999,998 ps	1,999,999 ps
🕨 📑 df[31:0	0001100	000110001110	00 100 101 100 100 10	0 10
🖓 br	1			
16 r	0			
🏰 ci	0			
🕨 📲 sm[31:0	1000000	1000000101000	0001011011100001	011
🕨 📑 a[31:0]	1010101	10 10 10 1000 10	1101001010111101	011
🕨 📑 b[31:0]	0101110	010111000111	0101011101010111	001
🕨 📑 c[5:0]	0100000		0 100000	

Fig. 6. Simulation result of reversible 64-bit BCD Subtraction unit

Fig. 6, shows the simulation result of reversible 32-bit subtraction unit. The subtraction unit is designed using the nine's complement of one of the 4-bit input data and is added using the proposed reversible 4-bit BCD addition unit.

Fig. 6, variables a and b are the 32-bit input vectors and variable df is the output vector. Final output of BCD subtraction is generated by making all necessary error correction to the output so generated in the stage 1. The decision of error correction to be made or the output remains as such is performed by COG gate in the error



correction block of proposed 64-bit reversible BCD subtraction unit.

TABLE-ISYNTHESISREPORTFORREVERSIBLE 32 BIT BCD ADD UNIT

Reversible 32-bit BCD adder unit	Used	Available	Utilization
No. of slice LUTS's	90	150720	0%
No. of fully used LUT-FF pairs	0	90	0%
No. of bonded IOB's	98	600	16%

TABLE-IISYNTHESISREPORTFORREVERSIBLE 32 BIT BCD SUBTRACT UNIT

Reversible 32-bit BCD Subtract unit	Used	Available	Utilization
No. of slice LUTS's	90	150720	0%
No. of fully used LUT-FF pairs	0	90	0%
No. of bonded IOB's	98	600	16%

Reversible 32-bit BCD subtraction module has about 240 garbage values with the critical path delay of about 17.420 ns.

TABLE-III COMPARISON TABLE OF PROPOSEDREVERSIBLEBCDADDITIONANDSUBTRACTIONUNITWITHTHEEXISTINGUNIT

Reversible logic	Input bits	Delay(ns)	Garbage values
BCD add existing	4	3654.192	384
BCD add proposed	32	17.420	416
BCD subtract existing	4	288	293
BCD subtract proposed	32	17.420	240

From table III, the proposed design of 32-bit addition and subtraction unit are efficient with reduced delay of manipulation when compared to the existing modules designed for 4-bit input vectors.

V. CONCLUSION

In this paper, the design of 64-bit BCD add- subtract unit have been implemented using reversible logic gates. Modules such as 4-bit BCD addition, error correction unit, (4x1) MUX, conditional statements, 4-bit nine"s complement unit have been designed using the reversible gates. BCD arithmetic units are speedy logic manipulation with reduced area. The four bit BCD addition is designed in the CPA fashion to further enhance the speed of 32-bit BCD arithmetic design for add- subtract units. 32-bit subtraction unit have been designed using 4-bit nine"s complement and 4- bit BCD addition unit. The proposed module has wide range of application in digital signal processing. The estimated parameters for reversible 32-bit BCD addition unit is about 416 garbage values with the critical path delay of 17.420 ns; reversible 32-bit BCD subtraction module is about 240 garbage values with the critical path delay of about 17.420 ns.

REFERENCES

[1] C.H.Bennett, "Logical Reversibility of Computation," IBM J.Research and Development, pp.525-532, November 1973.

[2] R.Landauer, "Irreversibility and Heat Generation in the Computational Process," IBM Journal of Research and Development, 5,pp. 183-191, 1961.

[3] Dmitri Maslov, "Reversible logic synthesis," University of New Brunswick, September 2003.

[4] X. Susan Christina, M.Sangeetha Justine, K.Rekha, U.Subha and R.Sumathi, "Realization of BCD adder using reversible logic," International Journal of Computer Theory and Engineering, vol. 2, no. 3, pp 1793-8201, June





2010.

[5] V. Rajmohan, V. Renganathan, and M. Rajmohan, "A novel reversible design of unified single digit BCD Adder-Subtractor," International journal of computer theory and engineering, vol. 3, no. 5, October 2011.

[6] Robert D. Kenney and Michael J. Schulte,"High Speed Multioperand decimal adders,"IEEE transaction on computers, vol. 54, no. 8,August 2015.

[7] Hafiz Md. HasanBabu and Ahsan Raja 99–121. Chowdhury, "Design of a Reversible Binary Coded Decimal Adder by Using Reversible 4bit parallel Adder," Proceedings of the 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design, 2005.

[8] H. Thapliyal, H.R. Arabnia, and M.B.Srinivas, "Efficient Reversible Logic Design of BCD Subtractors," Springer-Verlag Berlin Heidelberg, LNCS 5300, 2009, pp.