

# Design and Study of On-chip Bus with Open Core Protocol Interface

Venkanna Polagoni, Apuri Manasa, Mukkera Gouthami

<sup>1,2,3</sup> Assistant professor, Dept. of ECE, Ashoka Institute of Engineering and Technology, Hyderabad, Telangana, India

**Abstract:** As increasingly more IP cores are integrated into a SOC layout, the conversation flow among IP cores has expanded considerably and the performance of the on-chip bus has become a dominant aspect of the performance of a system. The on-chip bus design may be divided into parts, particularly the interface and the internal architecture of the bus. In this work, the well-described interface well known Open Core Protocol (OCP) is adopted, and the internal bus architecture is designed. The Open Core Protocol (OCP) is a middle-centric protocol which defines an excessive-performance, the bus-unbiased interface between IP cores that reduces layout time, design threat, and production expenses for SOC designs. The essential belongings of OCP are that it may be configured with appreciating the software required. The OCP is chosen because of its advanced supporting features which include configurable sideband control signaling and check harness alerts whereas as compared to other middle protocols. The OCP defines a point-to-point interface between communicating entities including IP cores and bus interface modules. One entity acts as the master of the OCP instance, and the alternative as the slave. Only the master can present instructions and is the controlling entity. The slave responds to commands provided to it, either by means of accepting data from the master or importing data to the master.

**Index Terms:** OPC, SoC, AXI, Xilinx-ISE

## I. INTRODUCTION

The On-Chip bus plays a key function inside the system-on-a-chip (SoC) layout by enabling the green integration of heterogeneous system components which include CPUs, DSPs, software-precise cores, recollections, and custom good judgment. Recently, as the extent of layout complexity has come to be better, SoC designs require a device bus with excessive bandwidth to carry out more than one operations in parallel. To remedy the bandwidth issues, An efficient OCP protocol has been evolved. A SOC chip typically consists of a lot of IP cores that speak with every other via on-chip buses. As the VLSI method era

continuously advances, the frequency and the quantity of the data communication among IP cores growth notably. As a result, the capability of on-chip buses to deal with the massive amount of data traffic turns into a dominant factor for the general overall performance. The layout of on-chip buses may be divided into two elements: bus interface and bus architecture. The bus interface entails a set of interface indicators and their corresponding timing courting, even as the bus structure refers to the inner components of buses and the interconnections the various IP cores. The extensively customary on-chip bus, AMBA AHB, defines a fixed of bus interface to facilitate simple (single) and burst examine/write transactions. AHB also defines the inner bus architecture, that's specifically a shared bus composed of multiplexers. The multiplexer-based complete bus architecture works agreeably for layout with a small range of IP cores. When the range of included IP cores will increase, the communication among IP cores also boom and it becomes pretty frequent that two or more master IPs could request data from one of a different slaves at the same time.

Each channel involves a fixed of indicators. AXI does no longer restriction the inner bus architecture and leaves it to designers. Thus designers are allowed to integrate two IP cores with AXI by means of both connecting the wires without delay or invoking an in-house bus between them. The different bus interface protocol is proposed via a non-worthwhile the, the Open Core Protocol – International Partnership (OCP-IP). OCP is an interface (or socket) aiming to standardize and hence simplify the device integration issues. It facilitates machine integration via defining a set of the concrete interface (I/O indicators and the handshaking protocol) which is unbiased of the bus architecture. Based on this interface IP center designers can listen on designing the inner functionality of IP cores, bus designers can emphasize the inner bus structure, and device integrators can attention on the device troubles such as the requirement of the bandwidth and the whole device structure. In this way, device integration turns into much extra green.

Most of the bus functionalities defined in AXI and OCP are quite similar. The most conspicuous difference among them is that AXI divides the deal with channel into unbiased write cope with channel and study deal with channel such that examine and write transactions can be processed simultaneously. However, the additional location of the separated address channels are the penalty.

Some previous work has investigated on-chip buses from various aspects. The work presented in [3] and [4] develop high-level AMBA bus models with fast simulation speed and high timing accuracy. The authors in [5] propose an automatic approach to generate high-level bus models from a formal channel model of OCP. In both of the above work, the authors concentrate on fast and accurate simulation models at high level but did not provide real hardware implementation details.

In [6], the authors implement the AXI interface on a shared bus architecture. Even though it costs less in area, the benefit of AXI in the communication efficiency may be limited by the shared-bus architecture. In this paper we propose a high-performance on-chip bus design with OCP as the bus interface. We choose OCP because it is open to the public and OCP-IP has provided some free tools to verify this protocol. Nevertheless, most bus design techniques developed in this paper can also be applied to the AXI bus. Our proposed bus architecture features crossbar/partial-crossbar based interconnect and realizes most transactions defined in OCP, including 1) single transactions, 2) burst transactions, 3) lock transactions, 4) pipelined transactions, and 5) out-of-order transactions. In addition, the proposed bus is flexible such that one can adjust the bus architecture according to the system requirement.

One key issue of advanced buses is how to manipulate the order of transactions such that requests from masters and responses from slaves can be carried out in best efficiency without violating any ordering constraint. In this work we have developed a key bus component called the scheduler to handle the ordering issues of out-of-order transactions. We will show that the proposed crossbar/partial-crossbar bus architecture together with the scheduler can significantly enhance the communication efficiency of a complex SOC.

Another notable feature of this work is that we employ both transaction level modeling (TLM) and register transfer level (RTL) modeling to design the bus. We start from the TLM for the consideration of design

flexibility and fast simulation speed. We then refine the TLM design into synthesizable and cycle-accurate RTL codes which can be synthesized into gate level hardware to facilitate accurate timing and functional simulation. The proposed bus has been employed in a multimedia SOC design and the results show that not only our TLM model has better simulation efficiency comparing to a bus obtained through a commercial ESL tool, but also our RTL on-chip bus design performs much more efficient than the multiplexer-based buses or those without out-of-order feature in real SOC design.

## II. OCP SYSTEM

In an OCP system, communicating components (e.g., processors, memory modules, and I/O devices) need a wrapper which implements the Open Core Protocol interface. Network-on-chip is an efficient communication medium compared to bus because of its advantages like the following:

1. Efficiency improvement in speed, bandwidth, area, and power consumption.
2. Supports concurrency – effective spatial reuse of resources.
3. Low latency.
4. Scalable bandwidth
5. Modularity

We first describe the various bus functionalities including 1) burst, 2) lock, 3) pipelined, and 4) out-of-order transactions.

**Burst transactions:** The burst transactions allow the grouping of multiple transactions that have a certain address relationship, and can be classified into multi-request burst and single-request burst according to how many times the addresses are issued.

**Lock transactions:** Lock is a protection mechanism for masters that have low bus priorities. Without this mechanism the read/write transactions of masters with lower priority would be interrupted whenever a higher-priority master issues a request.

**Pipelined transactions:** Pipelined transactions (outstanding transactions) show the difference between nonpipelined and pipelined (also called outstanding in AXI) read transactions.

**Out-of-order transactions:** The out-of-order transactions allow the return order of responses to be different from the order of their requests. These transactions can significantly improve

the communication efficiency of an SOC system containing IPcores with various access latencies.

### III. PROPOSED FRAMEWORK

The block diagram which explains the basic operation and characteristics of OCP is shown in Figure 2. The OCP defines a point-to-point interface between two communicating entities such as IP cores and bus interface modules. One entity acts as the master of the OCP instance, and the other as the slave. Only the master can present commands and is the controlling entity. The slave responds to commands presented to it, either by accepting data from the master, or presenting data to the master. For two entities to communicate there need to be two instances of the OCP connecting them such as one where the first entity is a master, and one where the first entity is a slave.




Fig.1 Basic block diagram of OCP instance

Figure.1 shows a simple system containing a wrapped bus and three IP core entities such as one that is a system target, one that is a system initiator, and an entity that is both. The characteristics of the IP core determine whether the core needs master, slave, or both sides of the OCP [5] and the wrapper interface modules must act as the complementary side of the OCP for each connected entity. A transfer across this system occurs as follows.

A system initiator (as the OCP master) presents command, control, and possibly data to its connected slave (a bus wrapper interface module). The interface module plays the request across the on-chip bus system. The OCP does not specify the embedded bus functionality. Instead, the interface designer converts the OCP request into an embedded bus transfer. The receiving bus wrapper interface module (as the OCP master) converts the embedded bus operation into a legal

OCP command. The system target (OCP slave) receives the command and takes the requested action.

A crossbar architecture is employed such that more than one master can communicate with more than one slave simultaneously. If not all masters require the accessing paths to all slaves, partial crossbar architecture is also allowed.




Fig. 2 Architecture of Proposed OCP

**Arbiter:** In traditional shared bus architecture, resource contention happens whenever more than one master requests the bus at the same time. For a crossbar or partial crossbar architecture, resource contention occurs when more than one master is to access the same slave simultaneously. In the proposed design, each slave IP is associated with an arbiter that determines which master can access the slave.

**Decoder:** Since more than one slave exists in the system, the decoder decodes the address and decides which slave returns a response to the target master. In addition, the proposed decoder also checks whether the transaction address is illegal or nonexistent and responds with an error message if necessary.

**FSM-M & FSM-S:** Depending on whether a transaction is a read or a write operation, the request and response processes are different. For a write transaction, the data to be written is sent out together with the address of the target slave, and the transaction is complete when the target slave accepts the data and acknowledges the reception of the data. For a read operation, the address of the target slave is first sent out and the target slave will

issue an accept signal when it receives the message. The slave then generates the required data and sends it to the bus where the data will be properly directed to the master requesting the data. The read transaction finally completes when the master accepts the response and issues an acknowledge signal. In the proposed bus architecture, we employ two types of finite state machines, namely FSM-M and FSM-S to control the flow of each transaction. FSM-M acts as a master and generates the OCP signals of a master, while FSM-S acts as a slave and generates those of a slave.

These finite state machines are designed in a way that burst, pipelined, and out-of-order read/write transactions can all be properly controlled.

#### IV. RESULTS AND DISCUSSION

The proposed design is coded in VHDL language and simulated using Xilinx ISE tool. The simulated waveforms for simple transactions, burst transactions, pipelined transactions and out-of-order transactions are shown in following figures.




Fig.3 Simple transaction




Fig.4 Burst transaction




Fig.5 Out of order Transaction




Fig.6 pipelined Transaction

#### V. CONCLUSION

This work provides the OCP (Open Core Protocol) the design which acts as an interface between two exceptional IP Cores. In this paper, first of all, the investigation on the OCP is carried out and the basic commands and its running are identified based on which the signal flow diagram and the specifications are developed for designing the OCP the usage of VHDL. This permits the designer of the cores and the device to work in parallel and shortens layout times. In addition, no longer having device good judgment inside the cores permits the cores to be reused and not using an additional time for the center to be re-created. Depending upon the real-time application those intellectual properties may be used.

#### REFERENCES

[1] Advanced Microcontroller Bus Architecture (AMBA) Specification Rev 2.0 & 3.0, <http://www.arm.com>.

[2] Open Core Protocol (OCP) Specification, <http://www.ocpip.org/home>.

[3] Y.-T. Kim, T. Kim, Y. Kim, C. Shin, E.-Y. Chung, K.-M. Choi, J.-T. Kong, S.-K. Eo, "Fast and Accurate Transaction Level Modeling of an Extended AMBA2.0 Bus Architecture," Design, Automation, and Test in Europe, pages 138-139, 2005.

[4] G. Schirner and R. Domer, "Quantitative Analysis of Transaction Level Models for the AMBA Bus," Design, Automation, and Test in Europe, 6 pages, 2006.

[5] C.-K. Lo and R.-S. Tsay, "Automatic Generation of Cycle Accurate and Cycle Count Accurate Transaction Level Bus Models from a Formal Model," Asia and South Pacific Design Automation Conference, pages 558-563, 2009.

[6] Automation, and Test in Europe, 6 pages, 2006.

[7] C.-K. Lo and R.-S. Tsay, "Automatic Generation of Cycle Accurate and Cycle Count Accurate Transaction Level Bus

[8] Models from a Formal Model," Asia and South Pacific Design Automation Conference, pages 558-563, 2009.

[9] N.Y.-C. Chang, Y.-Z. Liao and T.-S. Chang, "Analysis of Shared-link AXI," IET Computers & Digital Techniques, Volume 3, Issue 4, pages 373-383, 2009.

[10] IBM Corporation, "Prioritization of Out-of-Order Data Transfers on Shared Data Bus," US Patent No. 7,392,353, 2008.

**Venkanna Polagoni** presently working as Assistant Professor in Dept. of ECE, Ashoka Institute of Engineering and Technology, Hyderabad, Telangana, India.

#### Co-Author-1



**Apuri Manasa** presently working as Assistant Professor in Dept. of ECE, Ashoka Institute of Engineering and Technology, Hyderabad, Telangana, India.

#### Co-Author-2



**Mukkera Gouthami** presently working as Assistant Professor in Dept. of ECE, Ashoka Institute of Engineering and Technology, Hyderabad, Telangana, India.

## BIO DATA

### Author 1

