

# Trustworthy Low-Power Multiplier Design using Fixed-Width Replica Redundancy Block: A Review

Mukkerla Gouthami<sup>1</sup>, Venkanna Polagoni<sup>2</sup>, Ravi Mogili<sup>3</sup>

<sup>1,2,3</sup> Assistant professor, Dept. of ECE, Ashoka Institute of Engineering and Technology, Hyderabad, Telanagana, India

**Abstract:** A reliable low-power multiplier design by adopting algorithmic noise tolerant (ANT) architecture with truncated binary multiplier to build the fixed width reduced precision replica redundancy block (RPR). The proposed ANT architecture can meet the demand of high precision, low power consumption, and area efficiency. We design the fixed-width RPR with error compensation circuit via analyzing of probability and statistics. Using the partial product terms of input correction vector and minor input correction vector to lower the truncation errors, the hardware complexity of error compensation circuit can be simplified.

**Index Terms:** Algorithmic Noise Tolerant (ANT), Low-Power Multiplier.

## I. INTRODUCTION

In recent years, the rapid growth for portable wireless computation devices enhances the requirement for ultra-low power devices. To reduce the power dissipation, voltage scaling is heavily used as an accurate low-power technique because the power consumption in CMOS circuits is directly related to the square of voltage [1]. However, in deep-submicrometer process technologies, noise problems have faced difficulty to design the reliable and accurate microelectronics systems; hence, these designs are developed to intensify noise tolerance. [2]–[12]. A hostile low-power technique, called voltage overscaling (VOS), was introduced in [4] to lower voltage beyond critical supply voltage without surrendering the throughput. However, VOS degrades signal-to-noise ratio (SNR). A novel (ANT) technique [2] combined VOS block with reduced-precision replica (RPR), which removes soft errors accurately and saves energy. Some ANT deformation designs are proposed in [5]–[9] and the ANT design is further extended to system level in [10]. Whereas, the RPR in the ANT designs of [5]–[7] are designed in an organized manner, which are not easily versatile. The RPR designs in the ANT designs of [8] and [9] can operate with high speed, but their hardware complexity is high.

However, the RPR styles within the hymenopterous insect styles of are designed in a very customized manner, that aren't simply adopted and perennial. The RPR styles within the hymenopterous insect style will operate in a very in no time manner, however their hardware complexity is simply too advanced. As a result, the RPR style within the hymenopterous insect style of remains the foremost common style due to its simplicity. However, adopting with RPR in order to still pay further space overhead and power consumption. In this paper, we have a tendency to additional projected a straightforward means of victimization the fixed-width RPR to switch the full-width RPR block. victimization the fixed-width RPR, the computation error will be corrected with lower power consumption and lower space overhead. we have a tendency to take use of chance, statistics, and partial product weight analysis to seek out the approximate compensation vector for a lot of precise RPR style. so as to not increase the crucial path delay, we have a tendency to prohibit the compensation circuit in RPR should not be set within the crucial path. As a result, we will notice the hymenopterous insect style with smaller circuit space, lower power consumption, and lower crucial provide voltage.

## II. LITERATURE SURVEY

The fixed-width RPR to replace the full-width RPR block in the ANT design, as shown in Fig. 2 [5], which can not only provide higher computation precision, lower power consumption, and lower area overhead in RPR, but also perform with higher SNR, more area efficient, lower operating supply voltage, and lower power consumption in realizing the ANT architecture [7]. The fixed-width designs are usually applied in DSP applications to avoid infinite growth of bit width. Cutting off n-bit least significant bit (LSB) output is a popular solution to construct a fixed-width DSP with n-bit input and output function. The hardware complexity and power consumption of a fixed-width DSP is usually about half of the full-length one. However, truncation of LSB part results in rounding

error, which needs to be compensated precisely [6]. Many literatures have been presented to reduce the truncation error with constant correction value or with variable correction value. The circuit complexity to compensate with constant corrected value can be simpler manner than of variable correction value; however, the variable correction approaches are usually more precise.

In their compensation method is to compensate the truncation error between the full-length multiplier and the fixed-width multiplier. However, in the fixed-width RPR of an ANT multiplier, the compensation error we need to correct is the overall truncation error of MDSP block. Unlike the compensation method is to compensate the truncation error between the full-length MDSP multiplier and the fixed-width RPR multiplier. In nowadays, there are many fixed-width multiplier designs applied to the full-width multipliers. However, there is still no fixed-width RPR design applied to the ANT multiplier designs [8]

To achieve more precise error compensation, compensate the truncation error with variable correction value. We construct the error compensation circuit mainly using the partial product terms with the largest weight in the least significant segment. The error compensation algorithm makes use of probability, statistics, and linear regression analysis to find the approximate compensation value [9]. To save hardware complexity, the compensation vector in the partial product terms with the largest weight in the least significant segment is directly inject into the fixed-width RPR, which does not need extra compensation logic gates. To further lower the compensation error, also consider the impact of truncated products with the second most significant bit on the error compensation [10]. In this method propose an error compensation circuit using a simple minor input correction vector to compensate the error remained. In order not to increase the critical path delay, locate the compensation circuit in the noncritical path of the fixed-width RPR. As compared with the full-width RPR design, the proposed fixed-width RPR multiplier not only performs with higher SNR but also with lower circuitry area and lower power consumption [12].




Fig. 1. ANT architecture

The ANT technique includes both main digital signal processor (MDSP) and error correction (EC) block, as shown in Fig. 1. [2] To meet ultralow power demand, VOS is used in MDSP. However, under the VOS, once the critical path delay  $T_{cp}$  of the system becomes greater than the sampling period  $T_{samp}$ , the soft errors will occur. It leads to severe degradation in signal precision. In the ANT technique, a replica of the MDSP but with reduced precision operands and shorter computation delay is used as EC block.

### III. PROPOSED FRAMEWORK

In this paper, we further proposed the fixed-width RPR to replace the full-width RPR block in the ANT design, as shown in Fig. 2, which can not only provide higher computation precision, lower power consumption, and lower area overhead in RPR, but also perform with higher SNR, more area efficient, lower operating supply voltage, and lower power consumption in realizing the ANT architecture. We demonstrate our fixed-width RPR-based ANT design in an ANT multiplier. The fixed-width designs are usually applied in DSP applications to avoid infinite growth of bit width. Cutting off  $n$ -bit least significant bit (LSB) output is a popular solution to construct a fixed-width DSP with  $n$ -bit input and  $n$ -bit output. The hardware complexity and power consumption of a fixed-width DSP is usually about half of the full-length one. However, truncation of LSB part results in rounding error, which needs to be compensated precisely.

Many literatures have been presented to reduce the truncation error with constant correction value or with variable correction value. The circuit complexity to compensate with constant corrected value can be simpler than that of variable correction value; however, the variable correction approaches are usually more precise. Their compensation method is to compensate

the truncation error between the full-length multiplier and the fixed-width multiplier. However, in the fixed-width RPR of an ANT multiplier, the compensation error we need to correct is the overall truncation error of MDSP block. Unlike our compensation method is to compensate the truncation error between the full-length MDSP multiplier and the fixed-width RPR multiplier.




Fig. 2. Proposed ANT architecture with fixed-width RPR

To achieve more precise error compensation, we compensate the truncation error with variable correction value. We construct the error compensation circuit mainly using the partial product terms with the largest weight in the least significant segment. The error compensation algorithm makes use of probability, statistics, and linear regression analysis to find the approximate compensation value. To save hardware complexity, the compensation vector in the partial product terms with the largest weight in the least significant segment is directly inject into the fixed-width RPR, which does not need extra compensation logic gates. To further lower the compensation error, we also consider the impact of truncated products with the second most significant bits on the error compensation. We propose an error compensation circuit using a simple minor input correction vector to compensate the error remained. In order not to increase the critical path delay, we locate the compensation circuit in the noncritical path of the fixed-width RPR. As compared with the full-width RPR design, the proposed fixed-width RPR multiplier not only performs with higher SNR but also with lower circuitry area and lower power consumption.




Fig.3. 12 × 12 bit ANT multiplier is implemented with the six-bit fixed-width replica redundancy block.

In the ANT design, the function of RPR is to correct the errors occurring in the output of MDSP and maintain the SNR of whole system while lowering supply voltage. In the case of using fixed-width RPR to realize ANT architecture, we not only lower circuit area and power consumption, but also accelerate the computation speed as compared with the conventional full-length RPR. However, we need to compensate huge truncation error due to cutting off many hardware elements in the LSB part of MDSP. In the MDSP of n-bit ANT Baugh–Wooley array multiplier.

The  $(n/2)$ -bit unsigned full-width Baugh–Wooley partial product array can be divided into four subsets, which are most significant part (MSP), input correction vector [ICV( $\beta$ )], minor ICV [MICV( $\alpha$ )], and LSP, as shown in Fig3. In the fixed width RPR, only MSP part is kept and the other parts are removed. Therefore, the other three parts of ICV( $\beta$ ), MICV( $\alpha$ ), and LSP are called as truncated part. The truncated ICV( $\beta$ ) and MICV( $\alpha$ )

are the most important parts because of their highest weighting. Therefore, they can be applied to construct the truncation error compensation algorithm. To evaluate the accuracy of a fixed-width RPR, we can exploit the difference between the  $(n/2)$ -bit fixed-width RPR output and the  $2n$ -bit full-length MDSP output, which is expressed as

$$\varepsilon = P - P_t$$

where P is the output of the complete multiplier in MDSP and  $P_t$  is the output of the fixed-width multiplier in RPR.




Fig.4. Proposed high-accuracy fixed-width RPR multiplier with compensation constructed by the multiple truncation EC vectors combined ICV together with MICV.

To realize the fixed-width RPR, we construct one directly injecting ICV ( $\beta$ ) to basically meet the statistic distribution and one minor compensation vector MICV ( $\alpha$ ) to amend the insufficient error compensation cases. The compensation vector ICV ( $\beta$ ) is realized by directly injecting the partial terms of  $Xn-1Yn/2$ ,  $Xn-2Y(n/2)+1$ ,  $Xn-3Y(n/2)+2$ ,  $\dots$ ,  $X(n/2)+2Yn-2$ .

These directly injecting compensation terms are labeled as  $C1, C2, C3, \dots, C(n/2)-1$  in Fig. 4. The other compensation vector used to mend the insufficient error compensation case is constructed by one conditional controlled OR gate. One input of OR gate is injected by  $X(n/2)Yn-1$ , which is designed to realize the function of compensation vector  $\beta$ .

#### IV. CONCLUSION

A Low error and area efficient fixed width RPR based ANT multiplier design is presented. In this paper, a low-error and area-efficient fixed-width RPR-based ANT multiplier design is presented. The proposed 12-bit ANT multiplier circuit is implemented. In the presented 12-bit by 12-bit ANT multiplier, the circuitry area in our fixed-width RPR can be saved by 45%, the lowest reliable operating supply voltage in our ANT design can be lowered to 0.623 VDD, and power consumption in our ANT design can be saved by 23% as compared with the state-of-art ANT design.

#### REFERENCES

[1] (2009). The International Technology Roadmap for Semiconductors [Online]. Available: <http://public.itrs.net/>

[2] B. Shim, S. Sridhara, and N. R. Shanbhag, "Reliable lowpower digital signal processing via reduced precision redundancy," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 5, pp. 497–510, May 2004.

[3] B. Shim and N. R. Shanbhag, "Energy-efficient soft-error tolerant digital signal processing," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 4, pp. 336–348, Apr. 2006.

[4] R. Hedge and N. R. Shanbhag, "Energy-efficient signal processing via algorithmic noise-tolerance," in Proc. IEEE Int. Symp. Low Power Electron. Des., Aug. 1999, pp. 30–35.

[5] V. Gupta, D. Mohapatra, A. Raghunathan, and K. Roy, "Lowpower digital signal processing using approximate adders," IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., vol. 32, no. 1, pp. 124–137, Jan. 2013.

[6] Y. Liu, T. Zhang, and K. K. Parhi, "Computation error analysis in digital signal processing systems with over scaled supply voltage," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 18, no. 4, pp. 517–526, Apr. 2010.

[7] J. N. Chen, J. H. Hu, and S. Y. Li, "Low power digital signal processing scheme via stochastic logic protection," in Proc. IEEE Int. Symp. Circuits Syst., May 2012, pp. 3077–3080.

[8] J. N. Chen and J. H. Hu, "Energy-efficient digital signal processing via voltage-over scaling-based residue numbers system," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 21, no. 7, pp. 1322–1332, Jul. 2013.

[9] P. N. Whatmough, S. Das, D. M. Bull, and I. Darwazeh, "Circuit-level timing error tolerance for low-power DSP

filters and transforms," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 21, no. 6, pp. 12–18, Feb. 2012.

[10] G. Karakonstantis, D. Mohapatra, and K. Roy, "Logic and memory design based on unequal error protection for voltage-scalable, robust and adaptive DSP systems," J. Signal Process. Syst., vol. 68, no. 3, pp. 415–431, 2012.

[11] Y. Pu, J. P. de Gyvez, H. Corporaal, and Y. Ha, “An ultralow energy/frame multi-standard JPEG co-processor in 65-nm CMOS with sub/near threshold power supply,” IEEE J.Solid State Circuits, vol. 45, no. 3, pp. 668–680, Mar. 2010.

[12] H. Fuketa, K. Hirairi, T. Yasufuku, M. Takamiya, M.Nomura, H. Shinohara, et al., “12.7-times energy efficiencyincrease of 16-bit integer unit by power supply voltage(VDD) scaling from 1.2V to 310mV enabled by contentionless flip-flops (CLFF) and separated VDD between flip-flopsand combinational logics,” in Proc. ISLPED, Fukuoka, Japan,Aug. 2011, pp

**Ravi Mogilip**presently working as Assistant Professor in.Dept. of ECE, Ashoka Institute of Engineering and Technology, Hyderabad, Telanagana, India.

## BIO DATA

### Author 1



**MukkeraGoutham**presently working as Assistant Professor in.Dept. of ECE, Ashoka Institute of Engineering and Technology, Hyderabad, Telanagana, India.

### Co-Author-1



**VenkannaPolagoni**presently working as Assistant Professor in.Dept. of ECE, Ashoka Institute of Engineering and Technology, Hyderabad, Telanagana, India.

### Co-Author-2

