International Journal of Research
Available at https://edupediapublications.org/journals
e-ISSN: 2348-6848
p-ISSN: 2348-795X
Volume 05 Issue 04
February 2018

Power Efficient Parallel Prefix Adders

B.N. Srinivasarao & Ch. Prathyusha
[1]*Sr. Asst. Prof, Department of ECE, Dadi Institute of Engineering*
[2]Asst. Prof, Department of ECE, IAITC

Abstract:

In Extensive Scale Incorporation (VLSI) outlines, Parallel prefix adders (PPA) have the better defer execution. The twofold expansion is the fundamental number-crunching operation in advanced circuits and it got to be key in a large portion of the computerized frameworks including Number-crunching and Rationale Unit (ALU), chip and Advanced Sign Handling (DSP). At present, the examination proceeds on expanding the adder's postponement execution. In numerous functional applications such as portable and information transfers, the Rate and power execution enhanced in FPGAs is superior to anything microchip and DSP's based arrangements. Moreover, power is additionally a critical viewpoint in developing pattern of versatile gadgets, which makes substantial scale utilization of DSP capacities.

On account of the Programmability, structure of configurable rationale pieces (CLB) and programming interconnects in FPGAs, Parallel prefix adders have better execution. In this way, examination will be done on (Kogge Stone Adder (KSA), Moreover Ripple Carry Adder (RCA), Carry Look ahead Adder (CLA) and Carry Select Adder (CSA) are additionally researched. In the current configuration, full adders are utilized as a part of Kogge Stone Adder (KSA). The Kogge-Stone adder (KSA) is considered to be the fastest among parallel-prefix adders. KSAs have very high complexity and a tremendous amount of wiring congestion By supplanting these full adders with Reversible Rationale Gates(RLG) we can show signs of improvement execution on the grounds that, the deferral and force are less in RLG adder when contrasted with the ordinary full adder rationale. These adders are executed in Verilog Equipment Depiction Dialect (HDL) utilizing Xilinx Coordinated Programming Environment (ISE) 14.Design Suite..

Keywords: *parallel prefix adders, reversible rationale entryways, Peres gate, h.n.g gate, power, buildup number framework,Converse converter*

1. INTRODUCTION

In the realm of battery-based and compact gadgets, the buildup number framework (RNS) can assume a noteworthy part because of its low-control highlights and focused deferral. The RNS can give convey free and completely parallel number-crunching operations [1], [2] for a few applications, including computerized signal handling and cryptography. Be that as it may, its genuine use requires forward and turn around converters to be coordinated in the current advanced frameworks. The opposite conversion, i.e., deposit to parallel change, is a hard and tedious operation . Henceforth, the issue of planning elite opposite converters has persuaded consistent examination utilizing two principle ways to deal with enhance the execution of the converters:1) research new calculations and novel number juggling plans to accomplish streamlined change recipes and 2) present new moduli sets, which can prompt more straightforward definitions. From there on, given the last improved transformation mathematical statements, they are registered utilizing surely understood adder models, for example, convey spare adders (CSAs)and swell what's more, swell convey models, to actualize convey spread adders (CPAs) and, all the more seldomly, quick and costly adders, for example, the ones with convey look ahead or parallel-prefix models. The parallel expansion is the fundamental number-crunching operation in advanced circuits and it got to be vital in a large portion of the computerized frameworks including Number-crunching and Rationale Unit (ALU), Microchips and Advanced Sign Preparing (DSP). At present, the exploration proceeds on expanding the adder's deferral execution. In numerous pragmatic applications such as versatile and information transfers, the Pace and power execution enhanced in FPGAs is superior to anything chip and DSP's based arrangements. Furthermore, power is additionally a vital angle in developing pattern of portable gadgets, which makes vast scale utilization of DSP capacities. As a result of the Programmability, structure of configurable rationale squares (CLB) and programming interconnects in FPGAs, Parallel prefix adders have better execution. The deferrals of the adders are talked about postponement; force and territory for the planned adders are introduced and looked.

2. BACK GROUND

The Chinese leftover portion hypothesis, or other related enhanced methodologies and procedures underlie the RNS reverse transformation, whose detailing can be straightforwardly mapped to swell convey adders (RCA). In any case, this prompts huge pace debasement, because of the direct increment of the deferral in the RCA with the quantity of bits. Parallel-prefix adders can

International Journal of Research
Available at https://edupediapublications.org/journals
e-ISSN: 2348-6848
p-ISSN: 2348-795X
Volume 05 Issue 04
February 2018

be utilized as a part of the RNS reverse converters to tie the deferral to logarithmic development. Notwithstanding, backward converters, several parallel-prefix adders are normally required. Notwithstanding when as it were one adder is utilized, the bit length of this adder is large. Consequently, this outcomes in high power utilization despite its rapid. In this way, in this segment, two methodologies that exploit the deferral properties of the parallel prefix adders with focused force utilization are introduced. Usually, one standard twofold expansion is required backward converter structures to accomplish the last paired representation. This last expansion has a critical impact in the aggregate deferral of the converter because of. Henceforth, the circuit execution measurements for example, territory, defer, and control utilization can be balanced by selecting the wanted prefix structure..

PPA's essentially comprises of 3 stages

- Pre calculation
- Prefix stage
- Last calculation

Parallel prefix adders are otherwise called convey tree adders. The requirement for a Parallel Prefix adder is that it is principally quick when contrasted and swell convey adders. Parallel Prefix adders (PPA) are group of adders got from the normally known convey look ahead adders. These adders are most appropriate for adders with more extensive word lengths. It is promptly obvious that a key favorable position of the tree organized adder is that the basic way because of the convey postponement is on the request of log2N for a N-bit wide adder.



FIGURE1: koggestone Adder Structure:

3. REVERSIBLE LOGIC GATES:

Superior chips discharging a lot of warmth force pragmatic constraint on how far would we be able to enhance the execution of the framework. Reversible circuits that monitor data, by un figuring bits as opposed to discarding them, will soon offer the main physically conceivable approach to continue enhancing execution. Reversible figuring will likewise prompt change in vitality productivity. Vitality effectiveness will in a general sense influence the rate of circuits, for example, Nano circuits and hence the velocity of most figuring applications. To build the versatility of gadgets again reversible figuring is required. It will let circuit component sizes to decrease to nuclear size breaking points and henceforth gadgets will turn out to be more convenient..

A. Reversible Function:

The numerous yield Boolean capacity F(x1; x2;:::; xn) of n Boolean variables is called reversible if:

a. The quantity of yields is equivalent to the quantity of inputs;

b. Any yield design has an extraordinary pre-picture.

As it were, reversible capacities are those that perform changes of the arrangement of info vectors

B. Reversible rationale entryway:

Reversible Gates are circuits in which number of yields is equivalent to the quantity of inputs and there is a coordinated correspondence between the vector of inputs and yields. It not just helps us to decide the yields from the inputs additionally helps us to particularly recoup the inputs from the yields.

C. Ancilla inputs/Constant inputs:

This alludes to the quantity of inputs that are to be keep up consistent at either 0 or 1 so as to incorporate the given sensible capacity.

D. Refuse yields (Garbage):

Extra inputs or yields can be added in order to make the quantity of inputs and yields measure up to at whatever point vital. This likewise alludes to the quantity of yields which are not utilized as a part of the amalgamation of a given capacity. In specific cases these get to be required to accomplish reversibility. Refuse is the quantity of yields added to make a n-info k-yield capacity ((n; k) capacity) reversible.

We utilize the words —constant inputs to signify the present worth inputs that were added to a (n; k) capacity to make it reversible. The accompanying straightforward recipe demonstrates the connection between the quantity of refuse yields and consistent inputs.

Information + consistent data = yield(output) + junk(garbage).

E. Quantum cost:

Quantum cost alludes to the expense of the circuit as far as the expense of a primitive door. It is ascertained knowing the quantity of primitive reversible rationale doors (1*1 or 2*2) required to understand the circuit. The quantum expense of a circuit is the base number of 2*2 unitary entryways to speak to the circuit keeping the yield unaltered. The quantum expense of a 1*1 entryway is 0 and that of any 2*2 door is the same, which is 1.

F. Adaptability:

Adaptability alludes to the all-inclusiveness of a reversible rationale entryway in acknowledging more capacities.

G. Entryway Level:

This alludes to the quantity of levels in the circuit which are required to understand the given rationale capacities.

H. Equipment Complexity:

This alludes to the aggregate number of rationale operation in a circuit. Implies the aggregate number of AND, OR and EXOR operation in a circuit

The accompanying are the imperative outline requirements for reversible rationale circuits.

• Reversible rationale doors don't permit fan-outs.

• Reversible rationale circuits ought to have least quantum taken a toll.

• The outline can be improved in order to deliver least number of junk yields.

• The reversible rationale circuits must utilize least number of steady inputs.

• The reversible rationale circuits must utilize a base rationale profundity or door levels

Objectives of reversible rationale:

• 1. Minimize the trash yields (outputs)

• 2. Minimize the steady inputs

• 3. Minimize the aggregate number of doors (gates)

• 4. Minimize the quantum cost

In the last stage calculation as opposed to utilizing full adders as a part of the circuit we can utilize HNG gate.by utilizing that marginally territory gets increments yet defer and control gets diminishes.

PERES Gate Architecture:

The reversible Peres entryway can work independently as a reversible full adder. On the off chance that the info vector IV = (A, B, Cin, 0), then the yield vector gets to be OV = (P=A, Q=Cin, R=Sum, S=Cout).

FIGURE 2:PERES gate:



The most conspicuous use of reversible rationale lies in quantum PCs. A quantum PC will be seen as a quantum system (or a group of quantum systems) made out of quantum rationale entryways; It has applications in different examination territories, for example, Low Power CMOS outline, quantum figuring, nanotechnology and DNA registering.

Quantum systems made out of quantum rationale entryways; every door performing a rudimentary unitary operation on one, two or more two–state quantum frameworks called qubits. Each qubit speaks to a rudimentary unit of data; comparing to the established piece values 0 and 1. Any unitary operation is reversible and thus quantum systems affecting basic math operations, for example, expansion, augmentation and exponentiation can't be specifically found from their traditional Boolean partners (established rationale doors, for example, AND OR are unmistakably irreversible).Thus, quantum number juggling must be worked from reversible consistent segments . Reversible calculation in a framework can be performed just when the framework contains reversible doors. A circuit/entryway is said to be reversible if the data vector can be extraordinarily recouped from the yield vector and there is a balanced correspondence between its information and yield assignments. A N*N reversible door can be spoken to as

Iv= (I1, I2, I3, I4,…… IN)

Ov=(O1,O2,O3,… … .ON).

Where Iv and Ov speak to the information and yield(o/p) vectors separately.

In quantum processing, by considering the need of reversible doors, a writing study has been done and the for the most part accessible reversible rationale entryways are introduced in this paper.

4. PROPOSED CIRCUIT DIAGRAM:

International Journal of Research
Available at https://edupediapublications.org/journals
e-ISSN: 2348-6848
p-ISSN: 2348-795X
Volume 05 Issue 04
February 2018



5. RESULTS



Figure(i): Simulation Results

AREA CALCULATION:

```
Selected Device : 3s500efg320-4

 Number of Slices:                         21  out of   4656     0%
 Number of 4 input LUTs:                   38  out of   9312     0%
 Number of IOs:                            50
 Number of bonded IOBs:                    50  out of    232    21%

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.
```

Figure(ii):Area of koggestone adder

AREA CALCULATION :

```
 Number of Slices:                         46  out of   4656     0%
 Number of 4 input LUTs:                   81  out of   9312     0%
 Number of IOs:                            50
 Number of bonded IOBs:                    50  out of    232    21%

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design
```

Figure(iii):Reversible kogge stone adder

POWER CALCULATIONS:

	Number of 4 input LUT's	Combinational Delay (ns)	Power Consumed (mw)
KOGEE STONE	191	18.238	1.557
SPARSE KOGEE	111	22.157	0.904

Figure(Iv):power of kogge stone

DELAY CALCULATIONS:

```
                                        Gate    Net
Cell:in->out      fanout  Delay   Delay  Logical Name (Net Name)
----------------------------------------  ------------
 IBUF:I->O             2  1.218   0.622  B_0_IBUF (B_0_IBUF)
 LUT3:I0->O            2  0.704   0.526  ir1c1/pgo1 (r2c1)
 LUT3:I1->O            2  0.704   0.526  ixor16/Mxor_S_Result<2>11 (N3)
 LUT3:I1->O            2  0.704   0.526  ir2c3/pgo1 (r3c3)
 LUT3:I1->O            2  0.704   0.526  ixor16/Mxor_S_Result<4>11 (N4)
 LUT3:I1->O            2  0.704   0.526  ir5c5/pgo1 (r6c5)
 LUT3:I1->O            3  0.704   0.535  ixor16/Mxor_S_Result<6>11 (N5)
 LUT4:I3->O            1  0.704   0.424  ir6c11/pgo41 (ir6c11/pgo41)
 LUT4:I3->O            1  0.704   0.455  ir6c11/pgo89_SW0 (N36)
 LUT3:I2->O            2  0.704   0.526  ir6c11/pgo89 (r5c11)
 LUT3:I1->O            2  0.704   0.482  ixor16/Mxor_S_Result<12>11 (N7)
 LUT3:I2->O            3  0.704   0.531  ir5c13/pgo1 (r6c13)
 MUXF5:S->O            2  0.739   0.526  ir4c15/pgo_f5 (r5c15)
 LUT3:I1->O            1  0.704   0.420  gcout/pgo1 (Cout_OBUF)
 OBUF:I->O                3.272          Cout_OBUF (Cout)
----------------------------------------
Total                    20.828ns (13.677ns logic, 7.151ns route)
                                  (65.7% logic, 34.3% route)
```

Figure (iv): Delay of kogge stone adder

```
Cell:in->out      fanout  Delay   Delay  Logical Name (Net Name)
----------------------------------------  ------------
 IBUF:I->O             6  1.218   0.844  a_1_IBUF (a_1_IBUF)
 LUT2:I0->O            3  0.704   0.566  BC1/P11 (N01)
 LUT4:I2->O            2  0.704   0.451  GC1/G1 (g<1>)
 LUT4:I3->O            1  0.704   0.455  GC5/G_SW1 (N47)
 LUT4:I2->O            2  0.704   0.482  GC5/G (s<5>)
 LUT3:I2->O            1  0.704   0.595  GC9/G13_SW0_SW1 (N55)
 LUT4:I0->O            2  0.704   0.526  GC9/G13 (GC9/G13)
 LUT2:I1->O            1  0.704   0.424  GC9/G17 (v<9>)
 LUT4:I3->O            1  0.704   0.499  GC13/G8 (GC13/G8)
 LUT4:I1->O            1  0.704   0.455  GC13/G23 (v<13>)
 LUT3:I2->O            1  0.704   0.420  j15/Mxor_q_Result1 (sum_14_OBUF)
 OBUF:I->O                3.272          sum_14_OBUF (sum<14>)
----------------------------------------
Total                    17.247ns (11.530ns logic, 5.717ns route)
                                  (66.9% logic, 33.1% route)
```

Figure(iv):Delay of Reversible koggestone adder

Name of the Adder	Area	Delay(pico seconds)	Power(nW)
Kogge Stone Adder	786686	2389	37086958.405
Reversible Kogge Stone Adder	786548	2260	36932884.418

Area, Delay & Power (xilinx)

Figure(vi):Power Calculation

6. APPLICATION:

At the purpose once varied switches area unit used as a vicinity of interconnected systems, the switches trade information concerning destination addresses, utilizing a component leading convention. each switch develops a table posting the favored courses between any 2 frameworks on the interconnected systems. A switch has interfaces for numerous physical varieties of system associations, (for example, copper links, fiber optic, or remote transmission). It likewise contains code for numerous systems administration convention gauges.

7. CONCLUSION:

In the prior designs The Kogge-Stone adder (KSA) is considered to be the fastest among parallel-prefix adders. KSAs have very high complexity and a tremendous amount of wiring congestion. So we have designed and verified the first 16-bit parallel prefix adder. We have successfully demonstrated the correct operation of the chip with high speed, effective performance passing all carefully chosen test vectors. The functionality is verified through ISE simulator and the synthesis is performed through XILINX

REFERENCES

*[1] **1.**Sudheer Kumar Yezerla, B Rajendra Naik, "Design and Estimation of delay, power and area for Parallel prefix adders" 978-1-4799-2291-8/14/$31.00 ©2014 IEEE, Proceedings of 2014 RAECS UIET Panjab University Chandigarh, 06 - 08 March, 2014*

*[2] **2.**David H.K.Hoe, Chris Martinez and Sri Jyothsna Vundavalli, "Design and Characterization of Parallel Prefix Adders using FPGAs", 2011 IEEE 43rd Southeastern Symposium in pp. 168-172, 2011.*

[3] 3.N. H. E. Weste and D. Harris, CMOS VLSI Design, 4th edition, Pearson–Addison Wesley, 2011.

[4] R. P. Brent and H. T. Kung, "A regular layout for parallel adders," IEEE Trans. Comput., vol. C-31, pp. 260-264, 1982.

[5] D. Harris, "A Taxonomy of Parallel Prefix Networks," in Proc. 37th Asilomar Conf. Signals Systems and Computers, pp. 2213–7, 2003.

[6] P. M. Kogge and H. S. Stone, "A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations," IEEE Trans. On Computers, Vol. C-22, No 8, August 1973.

[7] D. Gizopoulos, M. Psarakis, A. Paschalis, and Y. Zorian, "Easily Testable Cellular Carry Lookahead Adders," Journal of Electronic Testing: Theory and Applications 19, 285-298, 2003.

[8] T. Lynch and E. E. Swartzlander, "A Spanning Tree Carry Lookahead Adder," IEEE Trans. on Computers, vol. 41, no. 8, pp. 931-939, Aug.

[9] Beaumont-Smith, A, Cheng-Chew Lim ,"Parallel prefix adder design", Computer Arithmetic, 2001. Proceedings. 15th IEEE Symposium,pp. 218 – 225,2001.M. Young, The Technical Writer's Handbook. Mill Valley, CA: University Science, 1989

[10] K. Vitoroulis and A. J. Al-Khalili, "Performance of Parallel Prefix Adders Implemented with FPGA technology," IEEE Northeast Workshop on Circuits and Systems, pp. 498-501, Aug. 2007. 172.

[11] S. Xing and W. W. H. Yu, "FPGA Adders: Performance Evaluation and Optimal Design," IEEE Design & Test of Computers, vol. 15, no. 1, pp. 24-29, Jan. 1998

[12] Raghava Garipelly, P.Madhu Kiran, A.Santhosh Kumar,"A Review on Reversible Logic Gates and their Implementation", ISSN 2250-2459, ISO 9001:2008 Certified Journal, Volume 3, Issue 3, March 2013

[13] Prashant .R.Yelekar, Sujata S. Chiwande, "Introduction to Reversible Logic Gates & its Application", 2nd National Conference on Information and Communication Technology (NCICT) 2011 Proceedings published in International

Journal of Computer Applications® (IJCA)
[14] Manjeet Singh Sankhwar, Rajesh Khatri, "Design of High Speed Low Power Reversible Logic Adder Using HNG Gate", Int. Journal of Engineering Research and Applications, ISSN : 2248-9622, Vol. 4, Issue 1(Version 2), January 2014, pp.152-159
[15] Madhusmita Mahapatro, Sisira Kanta Panda, Jagannath Satpathy, Meraj Saheel, "Design of Arithmetic Circuits Using Reversible Logic Gates and Power Dissipation Calculation",978-1-4244-8979-4©2010 IEEE, Electronic System Design (ISED), 2010 International Symposium
[16] Zhijin Guan, Wenjuan Li, Weiping Ding, Yueqin Hang, "An Arithmetic Logic Unit Design Based on Reversible Logic Gates", 978-1-4577-0253-2/11/$26.00 ©2011 IEEE
[17] J.W.Bruce, M.A.Thornton, L.Shivakumaraiah, P.S.Kokate, X.Li, "Efficient adder circuits based on a conservative reversible logic gate", Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI.02), 0-7695-1486-3/02 $17.00 © 2002 IEEE
[18] D.P. Vasudevan, P.K. Lala and J.P. Parkerson," CMOS Realization of Online Testable Reversible Logic Gates", Proceedings of the IEEE Computer Society Annual Symposium on VLSI, New Frontiers in VLSI Design, 0-7695-2365-X/05 $20.00 © 2005 IEEE
[19] Zhijin Guan, Wenjuan Li, Weiping Ding, Yueqin Hang,"An Arithmetic Logic Unit Design Based on Reversible Logic Gates", 978-1-4577-0253-2/11/$26.00 ©2011 IEEE
[20] Lekshmi Viswanath, Ponni.M," Design and Analysis of 16 Bit Reversible ALU", IOSR Journal of Computer Engineering (IOSRJCE) ISSN : 2278-0661 Volume 1, Issue 1 (May-June 2012), PP 46-53
[21] R. Landauer, "Irreversibility and Heat Generation in the Computational Process", IBM Journal of Research and Development, 5, pp. 183- 191, 1961.
[22] *C H Bennett, "Notes on the History of Reversible Computation", IBM Journal of Research and Development, vol. 32, pp. 16-23, 1998.*

[23] Cadence, "Encounter user guide," Version 6.2.4, March 2008