

# Design of 3t Gain-Cell for Low-Voltage Low-Power Applications

K.Naga Viswanadh<sup>1</sup> R.Vinay Kumar<sup>2</sup>

M-Tech, Dept. of ECE, kakinada Institute of Engineering and technology, korangi.

Assistant Prof, Dept. of ECE, kakinada Institute of Engineering and technology, korangi.

## Abstract

Logic compatible gain cell (GC)-embedded DRAM (eDRAM) arrays are considered an alternative to SRAM due to their small size, nonratioed operation, low static leakage, and two-port functionality. However, traditional GC-eDRAM implementations require boosted control signals in order to write full voltage levels to the cell to reduce the refresh rate and shorten access times. These boosted levels require either an extra power supply or on-chip charge pumps, as well as nontrivial level shifting and toleration of high voltage levels. In this brief, we present a novel, logic compatible, 3T GC-eDRAM bitcell that operates with a single-supply voltage and provides superior write capability to the conventional GC structures. The proposed circuit is demonstrated with a 2-kb memory macro that was designed and fabricated in a mature 0.18- $\mu\text{m}$  CMOS process, targeted at low-power, energy-efficient applications. The test array is powered with a single supply of 900 mV, showing a 0.8-ms worst case retention time, a 1.3-ns write-access time, and a 2.4-pW/bit retention power. The proposed topology provides a bitcell area reduction of 43%, as compared with a redrawn 6-transistor SRAM in the same technology, and an overall macro area reduction of 67% including peripherals.


Keywords:- Access speed, data retention time, embedded DRAM, gain cell, low power operation

## 1. INTRODUCTION


In recent years, memories have occupied increasingly large portions of the die area of VLSI systems-on-chip (SoCs), in general, and of microprocessors, in particular, as shown in. This is due to the large 6-transistor (6T) SRAM bitcell and its area-consuming peripheral circuitry that are the basis for the vast majority of these. In addition, the standby power of ultralow-power (ULP) systems, such as biomedical

implants and wireless sensor networks, is often dominated by embedded memories, which continue to leak during the long retentive standby periods that characterize these systems. The 6T SRAM has been the traditional choice for the implementation of embedded memories due to its high-access speed and refresh-free static data retention. However, the 6T bitcell has several drawbacks in modern systems, including its large transistor count, its impeded

functionality under voltage scaling, and the aforementioned static leakage currents from the supply voltage (VDD) to GND. One of the interesting alternative implementations that addresses these limitations, while continuing to provide full CMOS logic compatibility, is gain-cell (GC)-embedded DRAM (eDRAM), such as the circuit shown in Fig. 1(a). Most often consisting of 2-transistor (2T) or 3-transistor (3T), GC-eDRAMs provide a reduced silicon footprint, along with inherent two-port functionality, nonratioed circuit operation, and very low static leakage currents from VDD to GND. However, as opposed to static memories, such as SRAM, the data retention of GC-eDRAM depends on dynamically stored charge, and thereby requires periodic, power-hungry refresh operations. The data retention time (DRT) of GC-eDRAMs is the time interval from writing a data level into the bitcell to the last moment at which one can still correctly read out the stored information.



The DRT is primarily limited by the initial charge stored on the internal bitcell capacitance and the leakage currents that degrade the stored voltage level over time. For traditional 2T and 3T cells, the DRT is significantly affected by the initially degraded voltage level corresponding to data 0 or 1, due to the threshold voltage ( $V_T$ ) drop across the write transistor [MW in Fig. 1(a)].



In order to address this problem, a boosted write word line (WWL) voltage is usually employed to pass a full swing level to the storage capacitance. However, this requires

the generation of a boosted on-chip voltage, which entails substantial overhead [6]. The magnitude of the voltage boost is set not only to overcome the  $V_T$  drop, but also to achieve short write-access times, which otherwise are typically longer than for 6T SRAM implementations. Furthermore, charge injection (CI) and clock feedthrough (CF) during WWL signal deassertion cause a voltage step at the storage node (SN), resulting in an initially degraded level at the end of a write access. As this undesired coupling even increases with WWL boost magnitude, a clear tradeoff between write speed, power, and DRT is introduced. In addition, the level-shifting and toleration of higher than nominal voltages can be complex, especially when this boosted voltage is a negative underdrive voltage, as required by implementations employing a pMOS MW. The propagation of such a negative voltage can easily lead to voltage drops over device terminals that violate the technology limitations.

## 2. SIMULATION

### IMPLEMENTATION

#### 3T Gain-Cell Structure

The circuit comprises a write port featuring a complementary TG PMOS Write (PW) and NMOS Write (NW), a read port based

on an nMOS device (NR), and a SN composed of the parasitic capacitance (CSN) of the three devices and the stacked metal interconnect. The cell is built exclusively from standard  $V_T$  transistors and is fully compatible with standard digital CMOS technologies. The gates of PW and NW are connected to the complementary word lines, WWLp and WWLn. A common write bit line (WBL) is used to drive data through the TG during write operations. The full-swing passing capability of the TG enables the propagation of strong levels to the SN without the need for a boosted word line. Read is performed by precharging the read bit line (RBL) and subsequently driving the read word line to GND, thereby conditionally discharging the RBL capacitance if the SN is high (data 1) or blocking the discharge path if the SN is low (data 0). To achieve a reasonable tradeoff between speed, area, power, and reliability, a dynamic sense inverter is used on the readout path (Section III-A). However, other sense amplifiers can be used for improved read performance, such as demonstrated.

#### 3T Gain-Cell Operation

Demonstrates bitcell operation through the application of subsequent write and read operations of both data values with  $V_{DD} =$

900 mV. This supply voltage was chosen as a good median voltage between VDD and VT, as previously shown to be DRT efficient in GC-eDRAM design. Starting with a charged CSN, WBL is driven low and the word lines are asserted (WWLp= 0 and WWLn = VDD). As expected, a strong 0 level is passed to the SN, and this level is retained with the deassertion of the word lines due to the opposing CI and CF effects from the PW and NW transistors. During standby, the level on SN deteriorates due to leakage currents, dominated by the sub-VT leakage of NW and PW in mature CMOS nodes. Therefore, in order to extend the retention time, WBL is driven to VDD/2 during standby and read cycles, thereby significantly reducing the sub-VT leakage through the TG, for both stored data 0 and 1, compared with the case where WBL is driven to either VDD or GND. The WBL biasing circuitry is described in. During readout the 0 level blocks the discharge path through NR, maintaining the precharged voltage on RBL. During the next write operation WBL is driven high, resulting in a strong 1 stored on the SN. The subsequent read operation provides a strong gate overdrive to transistor NR, thereby discharging RBL to read a 1. It should be

noted that during this operation (Read 1), bitcells storing 1 and sharing the same column turn on when RBL discharges by more than the VT of NR, causing it to saturate before it can completely discharge. This phenomenon is common to many GC-eDRAM configurations, as discussed in.

### 3. SIMULATION RESULTS





Fig:-3 SN degradation with worst case bias conditions.



**Fig:-4 SN degradation with VDD/2 WBL biasing**

#### 4. CONCLUSION

This brief proposes a novel 3T GC eDRAM macrocell targeted at ULP systems and providing high storage density. The proposed GC is operated from a single-supply voltage, eliminating the need for boosted voltages, commonly found in prior-art implementations. The proposed cell exhibits faster write-access than conventional GC circuits, while minimizing CI and CF through effects, thereby increasing DRTs and reducing refresh power consumption. The cell area is only 57% of a redrawn 6T SRAM in the same technology, making it a suitable alternative to SRAM for low-power memories. A test-chip containing a 2-kb memory macro based on the

proposed 3T GC was fabricated in a mature 0.18- $\mu\text{m}$  CMOS technology and several chips were tested. Measurement results show full functionality at voltages ranging from 600 mv to 1.8 V with retention power as much as 17 $\times$  lower than a previously reported 6T SRAM in the same technology node.

#### 5. REFERENCES

- [1] (2013). International Technology Roadmap for Semiconductors-2013 Edition. [Online]. Available: <http://www.itrs.net>
- [2] D. Somasekhar et al, "2 GHz 2 Mb 2T gain cell memory macro with 128 GBytes/sec bandwidth in a 65 nm logic process technology," IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 174–185, Jan. 2009.
- [3] K. C. Chun, P. Jain, T.-H. Kim, and C. H. Kim, "A 667 MHz logiccompatible embedded DRAM featuring an asymmetric 2T gain cell for high speed on-die caches," IEEE J. Solid-State Circuits, vol. 47, no. 2, pp. 547–559, Feb. 2012.
- [4] Y. Lee, M.-T. Chen, J. Park, D. Sylvester, and D. Blaauw, "A 5.42nW/kB retention power logic-compatible embedded DRAM with 2T dual-Vt gain cell for low power sensing applications," in Proc. IEEE A-SSCC, Nov. 2010, pp. 1–4.

- [5] P. Meinerzhagen, A. Teman, R. Giterman, A. Burg, and A. Fish, "Exploration of sub-VT and near-VT 2T gain-cell memories for ultra-low power applications under technology scaling," *J. Low Power Electron. Appl.*, vol. 3, no. 2, pp. 54–72, 2013.
- [6] A. Raychowdhury et al., "PVT-and-aging adaptive wordline boosting for 8T SRAM power reduction," in *Proc. IEEE ISSCC*, Feb. 2010, pp. 352–353.
- [7] G. M. S. Reddy and P. C. Reddy, "Design and implementation of 8k-bits low power SRAM in 180nm technology," in *Proc. IMCECS*, vol. 2. 2009, pp. 1–8.
- [8] K. C. Chun, P. Jain, J. H. Lee, and C. H. Kim, "A 3T gain cell embedded DRAM utilizing preferential boosting for high density and low power ondie caches," *IEEE J. Solid-State Circuits*, vol. 46, no. 6, pp. 1495–1505, Jun. 2011.
- [9] K. C. Chun, W. Zhang, P. Jain, and C. H. Kim, "A 2T1C embedded DRAM macro with no boosted supplies featuring a 7T SRAM based repair and a cell storage monitor," *IEEE J. Solid-State Circuits*, vol. 47, no. 10, pp. 2517–2526, Oct. 2012.
- [10] A. Teman, P. Meinerzhagen, R. Giterman, A. Fish, and A. Burg, "Replica technique for adaptive refresh timing of

gain-cell-embedded DRAM," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 61, no. 4, pp. 259–263, Apr. 2014.

### Authors Profile



I. k.naga viswanadh was born in pulletikurru, andhra pradesh on august 18, 1994. I graduated from the GMR INSTITUTE OF TECHNOLOGY (JNTUK) in the stream of Electronic and Communications Engineering. Presently I am studying M.Tech (VLSI) in kakina Institute of Engineering and technology, korangi.



VINAY KUMAR. R received the M. Tech (DECS) from JNTUK, ANDHRA



PRADESH, INDIA and B. Tech degrees in electronic and communication engineering from JNTU, HYDERABAD, INDIA. He had worked in the area of digital communication systems, VLSI for over three years in the academics and Ten years as a faculty member, where he is currently

an Assistant Professor with the Division of electronic and communication engineering, KAKINADA INSTITUTE OF ENGG,. & TECH,. His current technical interest includes Digital communication, digital integrated circuit design.