

A Novel High Speed and Area-Efficient Of Hybrid Turbo Decoders

Jampani Sivakrishna & Dr. K. Amit Bindaj

¹M.Tech scholar, Dept of E.C.E, Sai Tirumala NVR Engineering College, Narasaraopet. ² Professor & H.O.D. Dept of E.C.E, Sai Tirumala NVR Engineering College, Narasaraopet.

ABSTRACT: Long Term Evaluation (LTE) has been used to achieve peak data rates in wireless communication system. Turbo codes are used as the channel encoding scheme. multiple maximum a posteriori (MAP) algorithm has been used as a decoding scheme. Complexity in MAP algorithm is reduced by implementing the algorithm in log domain giving rise to Log MAP algorithm. The main objective of this work is to reduce the complexity of state metric computation by employing of various algorithms and these algorithms differ only by their implementation of correction terms. The state metric calculation is implemented with the help of radix-4 Add -Compare-Select (ACS) unit. The distance calculation involved between two concurrent computations of state metric can be shared among them which give rise to Maximum Shared Resource (MSR) architecture. The proposed implementation of these algorithms leads to reduction in the power dissipation, propagation delay and the number of logical elements used for the recursion computation in turbo decoders used in LTE system.

Keywords: Add-Compare-Select (ACS) Unit; Long-Term Evolution (LTE); Turbo Decoder; Wireless Communications);

I.INTRODUCTION

The wireless communication technology which has connected the people all over the World from anywhere anytime is now rapidly growing on demand to achieve high data rate transmissions. To accomplish this a reliable channel coding scheme has to be adopted. Turbo codes are one of the high performance channel codes with forward error correction (FEC) provides optimal performance which is approaching the Shannon limit.

This scheme is mainly utilized in the digital communication systems where the transmitted signals often get corrupted by noise due to their non-ideal behavior in realistic communication channels. So, turbo codes are used at the most in long term evolution (LTE) systems. In this paper, the architecture of turbo encoder and turbo decoder are proposed. The main aim is reducing the area occupied by computational units in decoder block by employing the ACS 4 unit along with MSR (Maximum Shared Resource) architecture by simplifying the computations.

II.EXISTED SYSTEM

3 Line to 8 Line Decoder: The decoder circuit provides 8 logic outputs for 3 inputs and has a enable pin. The circuit is designed with AND and NAND logic gates. It takes 3 binary inputs and activates one of the eight outputs. 3 to 8 line decoder circuit is also known as binary to an octal decoder.



FIG 1. 3 TO 8 LINE DECODER BLOCK DIAGRAM

The block diagram of 3 to 8 decoder is shown in figure 1. The decoder circuit works only when



the Enable pin (E) is high. Three different inputs are S0, S1 and S2 and D0, D1, D2, D3. D4. D5. D6. D7 are the eight outputs. Fig 2 shows the circuit diagram with AND and NAND logic gates.

CIRCUIT DIAGRAM:



FIG 2. 3 TO 8 DECODER CIRCUIT

3 to 8 Line Decoder Truth Table:

The truth table of 3 to 8 decoder is as follows:

X2	X1	X0	Z 7	Z6	Z5	Z4	Z3	Z2	Z1	Zo
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0

Table 1: Truth Table of 3:8 decoder

III.PROPOSED SYSTEM

A. Turbo Encoding Architecture: The coding scheme presented in LTE specification is a classic turbo coding scheme including a turbo encoder and turbo decoder.



FIG 3. TURBO ENCODER

The LTE Turbo encoder includes one interleaver block and two constituent encoders. The two constituent encoders utilized are similar with generator polynomials g0 (D) = 1 + D2 + D3and g1(D) = 1 + D + D3. This is depicted in Figure 3. The information bits along with the parity bits that are been generated by two convolution encoders are transmitted. Initially each shift register is set to zero i.e the convolutional encoder is in zero state.

The information block Ck is the input to the LTE turbo encoder which can be seen in the figure 3. The K bits relating to the input are transmitted to the output as systematic bits in a steam of Xk. At the same time, the first constituent encoder processes the information block which results in the parity bits Zk. The second constituent encoder handles the interleaved version of the information block which results in the parity bits. The interleaver is a device that permutes the data sequence in some predetermined manner. Interleaver is used to scramble bits before being input to the second



e-ISSN: 2348-6848 p-ISSN: 2348-795X Volume 05 Issue 04 February 2018

encoder. This makes the output of one encoder different from the other encoder.

Thus, even if one of the encoders produces a low-weight occasionally, the probability of both the encoders produces a low-weight output is extremely small. This improvement is known as interleaver gain. Another purpose of interleaving is to make the outputs of the two encoders uncorrelated from each other. Combining the systematic bits and the two streams of parity bits, the following sequence is obtained at the output of the encoder. At the end of the coding process, in order to drive back the constituent encoders to the initial state, the switches from Fig. 3 are moved from position A to B.



FIG 4: TURBO DECODER

The decoding plan of LTE turbo decoder is depicted in Fig. 4. In the decoder architecture, there are 2 decoders corresponding to 2 Recursive Systematic Convolutional (RSCs). Due to the existence of a feedback path as demonstrated, the operation of the turbo decoder is done in an iterative way. For every full iteration decoder comprises of two half iterations such that one for every constituent code it is used. The planning of the decoder is such that the MAP decoder 1 starts working amid the primary half iteration and MAP decoder 2 works amid the second half cycle. The 1st MAP decoder inputs are the tainted systematic array of bits Xk, the parity stream of bits Y1k from the first RSC encoder, and from 2nd MAP decoder the deinterleaved extrinsic information. To the 2nd MAP decoder the inputs are the tainted interleaved systematic bit stream, parity stream of bits Y2k from second RSC encoder, and from 1st decoder the interleaved information. The Maximum extrinsic Α Posteriori (MAP) algorithm is utilized by two Recursive Systematic Convolutional (RSC) decoders. The exemplary algorithm gives the decoding executions, good verv vet it experiences a very high complexity during implementation and low decoding throughput.





FIG 5: RTL SCHEMATIC



FIG 6: TECHNOLOGY SCHEMATIC





FIG 7: OUTPUT WAVEFORM

V.CONCLUSION

The most important aspects regarding the FPGA implementation of a turbo decoder for LTE systems were presented in this paper. Turbo decoders are used for error detection and error correction for distance communication. Turbo codes, the described channel coding strategy in LTE, suffers from a low-decoding throughput because of its iterative decoding algorithm. A MAP based turbo decoder has been implemented which increases the throughput.

This paper also proposes the adoption of an advanced interleaver, which reduces delay in decoding process and hence has less latency. Hence Turbo code is better in terms of performance, low latency, and computational complexity than other codes.

VI.REFERENCES

[1] Arash Ardakani and Mahdi Shabany, "A Novel Area-Efficient VLSI Architecture for Recursion Computation in LTE Turbo Decoders", *IEEE Transactions on Circuits and Systems—Ii: Express Briefs, Vol. 62, No. 6, June 2015.*

[2] C. Berrou and A. Glavieux, "Near optimum error correcting coding and decoding: Turbo-codes," *IEEE Trans. Commun.*, vol. 44, no. 10, pp. 1261–1271, Oct. 1996.

[3] V. Franz and J. Anderson, "Concatenated decoding with a reducedsearch BCJR algorithm," *IEEE J. Sel. Areas Commun.*, vol. 16, no. 2, pp. 186–195, Feb. 1998.

[4] J. Woodard and L. Hanzo, "Comparative study of turbo decoding techniques: An overview," *IEEE*

Trans. Veh. Technol., vol. 49, no. 6, pp. 2208–2233, Nov. 2000.

[5] C. Studer, C. Benkeser, S. Belfanti, and Q. Huang, "Design and implementation of a parallel turbo-decoder ASIC for 3GPP-LTE," *IEEE J. Solid-State Circuits*, vol. 46, no. 1, pp. 8–17, Jan. 2011.

[6] C. Berrou and A. Glavieux, "Near optimum error correcting coding and decoding: Turbo-codes," *IEEE Trans. Commun.*, vol. 44, no. 10, pp. 1261–1271, Oct. 1996.

[7] S. Belfanti, C. Roth, M. Gautschi, C. Benkeser, and Q. Huang, "A 1 Gbps LTE-advanced turbo-decoder ASIC in 65 nm CMOS," in *Proc. VLSIC Symp.*, Jun. 2013, pp. C284–C285.

[8] L. Bahl, J. Cocke, F. Jelinek, and J. Raviv, "Optimal decoding of linear codes for minimizing symbol error rate (Corresp.)," *IEEE Trans. Inf. Theory*, vol. IT-20, no. 2, pp. 284– 287, Mar. 1974.

[9] V. Franz and J. Anderson, "Concatenated decoding with a reducedsearch BCJR algorithm," *IEEE J. Sel. Areas Commun.*, vol. 16, no. 2, pp. 186–195, Feb. 1998.

[10] J. Woodard and L. Hanzo, "Comparative study of turbo decoding techniques: An overview," *IEEE Trans. Veh. Technol.*, vol. 49, no. 6, pp. 2208–2233, Nov. 2000.

[11] C. Studer, "Iterative MIMO decoding: Algorithms and VLSI implementation aspects,"

Ph.D. dissertation, Dept. Inform. Technol. Elect. Eng., ETH Zurich, Zurich, Switzerland, Jun. 2009.

[12] L. Li, R. Maunder, B. Al-Hashimi, and L. Hanzo, "A low-complexity turbo decoder architecture for energy-efficient wireless sensor networks," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 21, no. 1, pp. 14–22, Jan. 2013.



[13] G. Fettweis and H. Meyr, "Parallel Viterbi algorithm implementation: Breaking the ACS-bottleneck," *IEEE Trans. Commun.*, vol. 37, no. 8, pp. 785–790, Aug. 1989.

[14] C. Studer, C. Benkeser, S. Belfanti, and Q. Huang, "Design and implementation of a parallel turbo-decoder ASIC for 3GPP-LTE," *IEEE J. Solid- State Circuits*, vol. 46, no. 1, pp. 8–17, Jan. 2011.

[15] D. Talbot, "A banner year for mobile devices," MIT Technology Review, COMMUNICATION NEWS, December 2012.

[16] 3GPP; Technical Specification Group Radio Access Network; E-UTRA; Multiplexing and Channel Coding (Release 9) 3GPP, TS 36.212, Rev. 8.3.0, , May 2008, Std.

[17] 3GPP; Technical Specification Group Radio Access Network; E-UTRA; Multiplexing and Channel Coding (Release 10) 3GPP, TS 36.212, Rev. 10.0.0, , 2011, Std. [4] 3GPP; "User Equipment (UE) Radio Access Capabilities," TS 36.306 V11.2.0, , Dec. 2012, Std.

[18] C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon limit error-correcting coding and decoding: Turbo-codes," in Proc. Int. Conf. Communications, May 1993, pp. 1064–1070.

[19] R. Dobkin, M. Peleg, and R. Ginosar, "Parallel VLSI architecture for MAP turbo decoder," in Proc. IEEE Int. Symp. Personal, Indoor Mobile Radio Commun., 2002, pp. 15– 18.

[20] C.-C. Wong and H.-C. Chang, "Highefficiency processing schedule for parallel turbo decoders using QPP interleaver," IEEE Trans. Circuits Sys. I: Reg. Papers, vol. 58, no. 6, pp. 1412–1420, Jun. 2011.



SIVAKRISHNA JAMPANI

Completed his B.Tech at IEI(Institution of engineers India) and pursuing M TECH in Sai Tirumala NVR Engineering College.



Dr K AMIT BINDAJ PhD from Jodhpur National University, Jodhpur, Recg. by Govt. of Rajasthan. Presently working as H.O.D. and Dean R &D , ECE in Sai Tirumala NVR Engineering college ,

Narasaraopeta, having a Teaching experience of almost 14 years. His area of research is emerging Wireless communication Technology, 4G Long Term Evaluations(LTE-A) and also ICT enabled services. He has also attended and conducted about dozen of workshops and FDP. He presented & published the Research Papers in almost more than dozen of National and International conferences and High impact factor International Journals.