

Design and Implementation of LUT Optimization DSP Techniques

¹ D. Srinivasa rao & ² C. Amala

¹M.Tech Research Scholar, Priyadarshini Institute of Technology & Science, Chintalapudi

²Associate Professor, Priyadarshini Institute of Technology & Science, Chintalapudi

Abstract:

Recently, we have proposed the antisymmetric product coding (APC) and odd-multiple-storage (OMS) techniques for lookup-table (LUT) design for memory-based multipliers to be used in digital signal processing applications. Each of these techniques results in the reduction of the LUT size by a factor of two. In this brief, we present a different form of APC and a modified OMS scheme, in order to combine them for efficient memory-based multiplication. The proposed combined approach provides a reduction in LUT size to one-fourth of the conventional LUT. We have also suggested a simple technique for selective sign reversal to be used in the proposed design. It is shown that the proposed LUT design for small input sizes can be used for efficient implementation of high-precision multiplication by input operand decomposition. It is found that the proposed LUT-based multiplier involves comparable area and time complexity for a word size of 8 bits, but for higher word sizes, it involves significantly less area and less multiplication time than the canonical-signed-digit (CSD)-based multipliers. For 16- and 32-bit word sizes, respectively, it offers more than 30% and 50% of saving in area-delay product over the corresponding CSD multipliers.

Keywords:

Antisymmetric product coding; odd-multiple-storage; canonical-signed-digit; lookup-table

1. INTRODUCTION

Digital signal processing algorithms typically require a large number of mathematical

operations to be performed quickly and repetitively on a set of data. Signals are constantly converted from analog to digital, manipulated digitally, and then converted again to analog form, as diagrammed below. Many DSP applications have constraints on latency; that is, for the system to work, the DSP operation must be completed within some fixed time, and deferred processing is not viable. Digital signal processing:



Fig 1. DSP Framework

In-order to reach a certain criteria memory based computation plays a vital role in dsp (digital signal processing) application.

FILTER DESIGNING:

Finite impulse response (FIR) digital filter is widely used as a basic tool in various signal processing and image processing applications. The order of an FIR filter primarily determines the width of the transition-band, such that the higher the filter order, the sharper is the transition between a pass-band and adjacent stop-band. Many applications in digital Communication (channel equalization, frequency channelization), speech processing (adaptive noise cancelation), seismic signal processing (noise elimination), and several other areas of signal processing require large order FIR filters. Since the number of multiply-accumulate

(MAC) operations required per filter output increases linearly with the filter order, real-time

implementation of these filters of large orders is a challenging task. Several attempts have, therefore, been made and continued to develop low-complexity dedicated VLSI systems for these filters.

As the scaling in silicon devices has progressed over the last four decades, semiconductor memory has become cheaper, faster and more power-efficient. According to the projections of the international technology roadmap for semiconductors (ITRS), embedded memories will continue to have dominating presence in the system-on-chip (SoC), which may exceed 90% of total SoC content. It has also been found that the transistor packing density of SRAM is not only high, but also increasing much faster than the transistor density of logic devices.

1.1 BINARY MULTIPLICATION:

Multiplication in binary is similar to its decimal counterpart. Two numbers A and B can be

multiplied by partial products: for each digit in B, the product of that digit in A is calculated and written on a new line, shifted leftward so that its rightmost digit lines up with the digit in B that was used. The sum of all these partial products gives the final result.

1.2 FIR filter architecture:

The objectives of this work are:

- Multiplying two binary numbers one number is fixed $X[4:0]$ and another variable 'A'
- Using APC-OMS combined LUT design for the multiplication of W-bit fixed coefficient A with 5-bit input X.
- Number of calculations reduced and memory required is less to perform multiplication. For 16- and 32-bit word sizes, respectively, it offers more than 30% and 50% of saving in area-delay product over the corresponding CSD multipliers.




Fig 2. FIR filter architecture

1.3 ANTI -SYMMETRIC PRODUCT CODING:

Anti symmetric product coding is the technique used to process the multiplication based on LUT multiplication which reduces the size of conventional lut by 50%. The anti symmetric product coding is based on the antisymmetric coding i.e the 2's complement phenomenon which is used to reduce the LUT size by half. For simplicity of presentation, we assume both X and A to be positive integers. The product

words for different values of X for $L = 5$ are shown in Table I. It may be observed in this table that the input word X on the first column of each row is the two's complement of that on the third column of the same row. In addition, the sum of product values corresponding to these two input values on the same row is $32A$. Let the product values on the second and fourth columns of a row be u and v, respectively. Since one can write $u = [(u + v)/2 - (v - u)/2]$ and $v =$

$[(u + v)/2 + (v - u)/2]$, for $(u + v) = 3 \cdot 2^A$, we can have

TABLE I :APC WORDS FOR DIFFERENT INPUT VALUES FOR L = 6

Input, X	product	Input, X	product	address xfQ	APC words
00001	A	11111	31A	1111L	15A
00010	2.4	11110	30.4	1110	14.4
00011	3.4	11101	29A	1101	13.4
00100	4^4	11100	28A	1100	12A
00101	5A	11011	27A	1011	11A
00110	6.4	11010	26A	1010	10.4
00111	7A	11001	15A	1001	M
01000	8A	11000	24A	1000	8A
01001	9.4	10111	23A	0111	7A
01010	10.4	10110	22A	0110	6A
01011	11.4	10101	21A	0101	5.4
01100	12.4	10100	20A	0100	4.4
01101	13/1	10011	19.4	0011	3A
01110	14.4	10010	18A	0010	2A
01111	15.4	10001	17.4	0001	A
10000	1(L4	10000	16A	0000	0

For $X = (00000)$, the encoded word to be stored is 32A

The APC approach, although providing a reduction in LUT size by a factor of two, incorporates substantial overhead of area and time to perform the two's complement operation of LUT output for sign modification and that of the input operand for input

mapping. However, we find that when the APC approach is combined with the OMS technique, the two's complement operations could be very much simplified since the input address and LUT output could always be transformed into odd integers. However, the OMS technique in [9] cannot be combined with the APC scheme in [10], since the APC words generated according to [10] are odd numbers. Moreover, the OMS scheme in [9] does not provide an efficient implementation when combined with the APC technique. In this brief, we therefore present a different form of APC and combined that with a modified form of the OMS scheme for efficient memory-based multiplication.

The product values on the second and fourth columns of Table I therefore have a negative mirror symmetry. This behavior of the product words can be used to reduce the LUT size, where, instead of storing u and v , only $[(v - u)/2]$ is stored for a pair of input on a given row. The 4-bit LUT addresses and corresponding coded words are listed on the fifth and sixth columns of the table, respectively. Since the representation of the product is derived from the anti-symmetric behavior of the products, we can name it as anti-symmetric product code.

The 4-bit address $X' = x_3x_2x_1x_0$ of the APC word is given by $X' = XL$, if $x_4 = 1 = X'L$, if $x_4 = 0$ where $XL = (x_3x_2x_1x_0)$ is the four less significant bits of X , and $X'L$ is the two's complement of XL .




Fig 3. Optimized implementation of the sign modification of the odd LUT output.

1.4 LUT -BASED MULTIPLICATION USING APC - OMS MODIFIED OPTIMIZATION TECHNIQUE

The APC approach, although providing a reduction in LUT size by a factor of two, incorporates substantial overhead of area and time to perform the two's complement operation of LUT output for sign modification and that of the input operand for input mapping. However, we find that when the APC approach is combined with the OMS technique, the two's complement operations could be very much simplified since the input address and LUT output could always be transformed into odd integers.

1.5 LUT COMBINED APC-OMS BASED MULTIPLICATION TECHNIQUE

input x^i $12^{i+1} P_i$	product value	uOf shif	shifted input x^i	stored APC	addre ss
0 0 0 1	A	0	0 0 0 1	$P_0 = A$	0 00
0 0 1 0	2 x A	1			0
0 1 0 0	4 x A	2			
1 0 0 0	8 x A	3			
0 0 1 1	3A	0	0 0 1 1	$P_1 = 3A$	0 00
0	2 x 3A	1			1
1 1 0	4 x 3A	2			
0 1 0 1	5A	0	0 1 0 1	$P_2 = 5A$	0 0
1 0 1 0	2 x 5A	1			10
0	7A	0	0 1 1 1	$P_3 = 7A$	0 0
1 1 1 0	2 x 7A	1			11
1 0 0 1	9A	0	1 0 0 1	$P_4 = 9A$	0 10
1 0 1 1	11A	0	1 0 1 1	$P_5 = 11A$	0 10
1 1 0 1	13A	0	1 1 0 1	$P_6 = 13A$	0
1 1 1 1	15A	0	1 1 1 1	$P_7 = 15A$	0

The proposed APC-OMS combined design of the LUT for L = 5 and for any coefficient width W is shown in Fig. 2.4. It consists of an LUT of nine words of (W + 4)-bit width, a four- to-nine-line address decoder, a barrel shifter, an address generation circuit, and a control circuit for generating the RESET signal and control word

(s1s0) for the barrel shifter. The recomputed values of $A \times (2i + 1)$ are stored as P_i , for $i = 0, 1, 2, \dots, 7$, at the eight consecutive locations of the memory array, as specified in Table II, while 2A is stored for input $X = (00000)$ at LUT address "1000," as specified in Table III. The decoder takes the 4-bit address from the address generator and generates nine word-select signals, i.e., $\{w_i, \text{ for } 0 < i < 8\}$, to select the referenced word from the LUT. The 4-to-9-line decoder is a simple modification of 3- to-8-line decoder. The control bits s0 and s1 to be used by the barrel shifter to produce the desired number of shifts of the LUT output are generated by the control circuit, according to the relations.

2. LUT OPTIMATION

2.1 Basic Components of LUT Optimization :

The modules contributed for combined APC-OMS based LUT optimization technique are

1. Xin generation module (based on antisymmetric process)

2. Address generation module

3. line decoder 4. $9 \times (w+4)$ LUT >line selector module >multiplier result module >resultant multiplier module

5. Barrel Shifter

6. Add/Subtractor (Sign Determination) module Xin generation module (based on antisymmetric process): A input of 5-bit length is given as input to this module. It used to generate antisymmetric of last 4-bits ($X_{in}(3 \text{ to } 0)$) when the msb of $X_{in}(4)$ is $\underline{0}$ and and

process the same input when the msb of X_{in} is $\underline{=1}$ ' hence only 16 combinations will be achieved for 5-bit of input as in table 1.

3. IMPLEMENTATION

A barrel shifter is often implemented as a cascade of parallel 2×1 multiplexers. For a 4-bit barrel shifter, an intermediate signal is used which shifts by two bits, or passes the same data, based on the value of $S[1]$. This signal is then shifted by another multiplexer, which is controlled by $S[0]$:

$$im = IN, \text{ if } S[1] == 0 = IN \ll 2, \text{ if } S[1] == 1$$

$$OUT = im, \text{ if } S[0] == 0$$

$$= im \ll 1, \text{ if } S[0] == 1$$

It is used to add the intermediate results to $16A$ to get the final output. It may make output 0 when $\underline{=clr}$ ' is high.

$$u = [(u + v)/2 - (v - u)/2] \text{ and}$$

$$v = [(u + v)/2 + (v - u)/2], \text{ for } (u + v) = 32A,$$

$$u = 16A - \left[\frac{v - u}{2} \right] \quad v = 16A + \left[\frac{v - u}{2} \right].$$

$$\text{Product word} = 16A + (\text{sign value}) \times (\text{APC word})$$

When $x_{in}(4) = \underline{=1}$ ' then sign value = 1

When $x_{in}(4) = \underline{=0}$ ' then sign value = 0.

4-bit_ripple_carry_adder-subtractor.svg In digital circuits, an adder-subtractor is a circuit that is capable of adding or subtracting numbers. This works because when $D = 1$ the A input to the adder is really A and the carry in is

1. Adding B to a and 1 yields the desired subtraction of $B - A$. The adder-subtractor above could easily be extended to include more functions. For example, a 2-to-1 multiplexer could be introduced on each B_i that would switch between zero and B_i ; this could be used (in conjunction with $D = 1$) to yield the two's complement of A since $-A = A + 1$.




Fig 4. 4-bit_ripple_carry_adder-subtractor

LUT APC - OMS Optimization Top Model output * LUT " APC-OMS

The APC approach, although providing a reduction in LUT size by a factor of two, incorporates substantial overhead of area and time to perform the two's complement operation of LUT output for sign modification and that of the input operand for input mapping. The proposed APC-OMS combined design of the LUT for $L = 5$ and for any coefficient width W is shown in Fig. 2.4. It consists of an LUT of nine words of $(W + 4)$ -bit width, a four- to-nine-line address decoder, a barrel shifter, an address generation circuit, and a control circuit for generating the RESET signal and control word ($s1s0$) for the barrel shifter. The recomputed values of $A \times (2i + 1)$ are stored as P_i , for $i = 0, 1, 2, \dots, 7$, at the eight consecutive locations of the memory array, as

specified in Table II, while 2A is stored for input $X = (00000)$ at LUT address "1000," as specified in Table III. The decoder takes the 4-bit address from the address generator and generates nine word-select signals, i.e., $\{w_i, \text{ for } 0 < i < 8\}$, to select the referenced word from the LUT.





fig 5 .4 lut combined apc-oms based multiplication technique

Here we observe that they will Antisymmetry in the address for the LSB 4 bits. We will get all the address from 0 to 15 for 0 to 31. Thus we reduce the memory locations required to store coefficients by half. Then we will store only odd coefficients in the look up table. Thus we reduce the number of coefficients by half again. On total we have reduced the number coefficients by quarter.

4. RTL SCHEMATIC:




Fig 6. RTL Diagram

5. SIMULATION RESULTS:






Fig. 7: Simulation Results of LUT of 6 bit



6. CONCLUSION:

This paper deals with the design of the LUT prototype which can be applied to any DSP filter techniques or operations. This paper is executed on the Spartan 3e which provides overall power handling capacities for the design systems is about 36mw.

REFERENCES

[1] International Technology Roadmap for Semiconductors. [Online]. Available: <http://public.itrs.net/>

[2] J.-I. Guo, C.-M. Liu, and C.-W. Jen, "The efficient memory-based VLSI array design for DFT and DCT,"

IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 39, no. 10, pp. 723–733, Oct. 1992.

[3] H.-R. Lee, C.-W. Jen, and C.-M. Liu, "On the design automation of the memory-based VLSI architectures for FIR filters," IEEE Trans. Consum. Electron., vol. 39, no. 3, pp. 619–629, Aug. 1993.

[4] D. F. Chipper, M. N. S. Swamy, M. O. Ahmad, and T. Stouraitis, "A systolic array architecture for the

discrete sine transform," IEEE Trans. Signal Process., vol. 50, no. 9, pp. 2347–2354, Sep. 2002.

[5] H.-C. Chen, J.-I. Guo, T.-S. Chang, and C.-W. Jen, "A memory-efficient realization of cyclic convolution and its application to discrete cosine transform," IEEE Trans.

Circuits Syst. Video Technol., vol. 15, no. 3, pp. 445–453, Mar. 2005.

[6] D. F. Chipper, M. N. S. Swamy, M. O. Ahmad, and T. Stouraitis, "Systolic algorithms and a memory-based design approach for a unified architecture for the computation of DCT/DST/IDCT/IDST," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 6, pp. 1125–1137, Jun. 2005.

[7] P. K. Meher, "Systolic designs for DCT using a lowcomplexity concurrent convolutional formulation," IEEE Trans. Circuits Syst. Video Technol., vol. 16, no. 9, pp. 1041–1050, Sep. 2006.

[8] P. K. Meher, "Memory-based hardware for resourceconstrained digital signal processing systems," in Proc. 6th Int. Conf. ICICS, Dec. 2007, pp. 1–4.

[9] P. K. Meher, "New approach to LUT implementation and accumulation for memory-based multiplication," in Proc. IEEE ISCAS, May 2009, pp. 453–456.

[10] P. K. Meher, "New look-up-table optimizations for memory-based multiplication," in Proc. ISIC, Dec. 2009, pp. 663–666.