

Design and Implementation of Area Efficient Self Timed Adders for Low Power Applications in VLSI

N.Lakshmi & R.Venkateswarlu

M-tech student Scholar Department of Electronics and communication Engineering, St.Mary's Women's Engineering College, Budampadu, GUNTUR (Dt); A.P, India.

Email ld:lakshmi3.n@gmail.com

Asst.Professor, M.Tech Assistant Professor & HOD Department of Electronics and communication Engineering, St.Mary's Women's Engineering College, Budampadu, GUNTUR (Dt); A.P, India.

Email: : rvr.4b7@gmail.com

ABSTRACT:

In today's world there is a great need for low power design and area efficient high performance in DIP (Digital Image Processing) system. In this paper the proposed method presents a parallel single-rail self-timed adder. It uses recursive method for performing multi bit binary addition. This design attains good performance without any special speedup circuitry. A practical implementation is provided along with a completion detection unit. The implementation is regular and does not have any practical limitations of high fan outs. The recursive method based adder consumes least power among other Self-timed adders. In our work this can be reduced with proposed adder. This technique presents a pre-processing and post processing adder to minimize the multiplier technique. A high fan-in gate is required though but this is unavoidable for asynchronous logic and is managed by connecting the transistors in parallel. Simulations have been performed using cadence tool and superiority of the proposed approach over existing asynchronous adders. In this proposed system we are using a parallel prefix adder it is used to reduce the power consumption, area efficiently.

KEYWORDS: Asynchronous circuits, binary adder. CMOS design digital arithmetic, multiplier technique.

INTRODUCTION:

Low power has emerged as a principal theme in today's electronics industry. The need for low power has caused a major paradigm shift where power dissipation has become as important a consideration as performance and area. So this Binary addition is the single most important operation that a processor performs. Polonky et al. (1999) proposed an self-timed adder based on DI RSFQ primitives Self-timed or asynchronous design solves these problems by removing a global clock. Most of the adders have been designed for synchronous circuits even though there is a strong interest in clockless/asynchronous

processors/circuits. Asynchronous circuits do not assume any quantization of time. Therefore, they

hold great potential for logic design as they are free from several problems of clocked (synchronous) circuits. Aniset et al. (2002) presented a theory based on PMOS devices need to be sized up to attain the gate's performance. In principle, logic flow in asynchronous circuits is controlled by a request-acknowledgment handshaking protocol to establish a pipeline in the absence of clocks. Explicit handshaking blocks for small elements, such as bit adders, are expensive. Cornelius et al. (2006) presented a new technique these dynamic circuits are often favoured in high performance designs because of the speed advantage offered over static CMOS logic circuit. Therefore, it is implicitly and efficiently managed using dual-rail carry propagation in adders. In this principle, logic flow in asynchronous circuits is mainly controlled by a request-acknowledgment handshaking protocol to establish a pipeline in the absence of clocks. Explicit handshaking blocks for small elements, such as bit adders, are expensive. Choudary et al. (2010) presented a technique based on which they proposed an addition operation since in ALU all other arithmetic operations can be derived in terms of addition operation only. Therefore, it is implicitly and efficiently managed using dual-rail carry propagation in adders. Self-timed refers to logic circuits that depend on and/or engineer timing assumptions for the correct operation. Self-timed adders have the potential to run faster averaged for dynamic data, as early completion sensing can avoid the need for the worst case bundled delay mechanism of synchronous circuits.

PIPELINED ADDERS USING SINGLE RAIL

ENCODING:

The asynchronous Req/Ack handshake can be used to enable the adder block as well as to establish the flow of carry signals. These dual-rail signals can represent more than two logic values (invalid, 0, 1) and therefore can be used to generate bit-level acknowledgment when a bit operation is completed.

DELAY INSENSITIVE ADDERS USING DUAL RAIL ENCODING:

Delay insensitive (DI) adders are asynchronous adders that assert bundling constraints or DI operations. There are many variants of DI adders, such as DI ripple carry adder (DIRCA) and DI carry look-ahead adder (DICLA). DI adders use dual-rail encoding and are assumed to increase complexity

GENERAL BLOCK DIAGRAM OF PASTA:




Fig 1: General block diagram of pasta

The general architecture of the adder is shown in Fig. 1. Theselection input for two-input multiplexers corresponds to the Req handshake signal and will be a single 0 to 1 transition denoted by SEL. It will initially select the actual operands during SEL = 0 and will switch to feedback/carry paths for subsequent iterations using SEL = 1. The feedback path from the HAs enables the multiple iterations to continue until the completion when all carry signals will assume zero values.C.

RECURSIVE FORMULA FOR BINARY ADDITION:

Let S_{ji} and C_{j+1} denote the sum and carry, respectively, for i th bit at the j th iteration. The initial condition ($j = 0$) for addition is formulated as follows

$$S_{0i} = a_i \oplus b_i \quad (1.1)$$

$$C_{0i+1} = a_i b_i \quad (1.2)$$

The j th iteration for the recursive addition is formulated by

$$S_{ji} = S_{j-1} \oplus C_{j-1} \quad 0 \leq i < n \quad (1.3)$$

$$C_{ji+1} = S_{j-1} C_{j-1} \quad 0 \leq i \leq n \quad (1.4)$$

The recursion is terminated at k th iteration when the following condition is met:

$$C_{kn} + C_{k,n-1} + \dots + C_k = 0, \quad 0 \leq k \leq n$$

PROPOSED ADDER:

The addition of two binary numbers can be formulated as a prefix problem a new technique for high speed in speculative completion The corresponding parallel-prefix algorithms can be used


for speeding up binary addition and for illustrating and understanding various addition principles. This section introduces a mathematical and visual formalism for prefix problems and algorithms

Two categories of prefix algorithms can be distinguished; the serial prefix, and the treePrefix Problems. In a prefix problem, n outputs ($y_{n-1}, y_{n-2}, \dots, y_0$) are computed from n inputs ($x_{n-1}, x_{n-2}, \dots, x_0$) using an arbitrary associative operator

Tree-prefix algorithms include parallelism for calculation speed-up, and therefore form the category of parallel-prefix algorithms. It represents a serial algorithm for solving the prefix problemIn the prefix tree, there are n columns, corresponding to the number of input bits. The gates performing the \cdot operation and which work in parallel are arranged in the same row, and similarly, the same gates connected in series are placed in consecutive rows. Thus, the number of rows m corresponds to the number of binary operations to be evaluated in series. The sum bits, s_i are finally obtained from a post processing step.

$$g_i = a_i \cdot b_i$$

$$p_i = a_i \oplus b_i;$$



Block diagram of parallel prefix adder

In the above equation, „ \cdot “ operator is applied on two pairs of bits and, these bits represent generate and propagate signals used in addition. The output of the operator is a new pair of bits which is again combined using a dot operator „ \cdot “ or semi-dot operator „ \cdot “ with another pairs of bits. This procedural use of dot operator „ \cdot “ and semi-dot operator „ \cdot “ creates a prefix tree network which ultimately ends in the generation of all carry signals.In the final step, the sum bits of the adder are generated with the propagate signals of the operand bits and the preceding stage carry bit using a xor gate. Choudary(2008) proposed a new technique for basic

arithmetic operation for higher automation The semi-dot operator „.“ will be present as last computation node in each column of the prefix graph structures, where it is essential to compute only generate term, whose value is the carry generated from that bit to the succeeding iterations




Fig 2: Block diagram of prefix adder




Fig 3: Rtl of prefix adder




Fig 4: Simulation result of prefix adder

CONCLUSION:

A parallel prefix adder design is proposed for overall power consumption. The proposed adder provides overall area and power than the previous methods. The parallel asynchronous self timed adder circuit is efficiently described using a handshaking protocol and also compared with other adders proposed adders. The MAC unit is implemented and the process is achieved efficiently. Simulation results demonstrate the effectiveness of the proposed framework in parallel prefix adder using multiplication through addition process. The proposed method is implemented using digital CADANCE environment

REFERENCES:

[1] Brent. R.P, and Kung H.T,“Aregular layout for parallel adders”,IEEETransaction on Computer, vol. 49 C-33,volpp. 260-264.
[2] Cheng F.-C, Unger. S. H, and Theobald. M, “Self timed carry- look ahead Adders”, IEEE Transactions on Computer, vol. 49, no. 7, pp. 659–672.(2002)
[3] Choudhury.P, Sahoo.S and Chakroborty. M,Implementation of basic arithmetic operations using cellular automaton”, Proceedings ofInternationalcentre for Information Technology, pp. 79–80.(2008)
[4] Cornelius. C, Koppe .S, and Timmermann. D “Dynamic circuit techniques in deep submicron technologies: Domino logic reconsidered”, in Proceedings of IEEEInternational conference on Integrated circuits design Technology , vol. 6, pp. 1–4.(2006)

- [5] Geer.D , “Is it time for clock less chips? ”Asynchronous processor chips”, IEEE Computer., vol. 38, no. 3, pp. 18–19.(2005)
- [6] Govindarajulu. S, Jayachandra Prasad. T, “Considerations of Performance Factors in CMOS Designs”, International conference on educational development, vol. 6, no. 4, pp. 554-562(2008).
- [7] Kursun. V and Friedman.E.G, “Domino logic with dynamic body Biased keeper”, in Proceedings of Solid- State Circuits Conference. pp. 675–678.(2002)
- [8] Liu. W, Gray. C.T, Fan.D, and Far low. W.J, “A 250-MHz wave pipelined adder in 2- μ m CMOS”, IEEEJournals on Solid-State Circuits, vol. 29, no. 9, pp. 1117–1128.(1994)
- [9] Lo. J.C,“A Fast Binary Adder with Conditional Carry Generation”, IEEE Transactions on Computers, vol. 46, No. 2, pp. 248-253. (1997)
- [10] Lynch. T, Swartz lander Jr E.E .A Spanning Tree Carry Look ahead Adder”, IEEE Transactions on Computers, vol. 41, No. 8, pp. 931- 939.(1992)



MS. N.LAKSHMI M.TECH received B.tech from jntuk university and now pursuing M.Tech in the stream of VLSI at St.Mary’s Women’s Engineering College, Budampadu

- [11] Martin. A.J „Asynchronous data paths and the design of asynchronous adder“, Form. Methods vol. 19, no.4 pp. 119-137.(1992)
- [12] Maezawa. M and Polonsky .S, “Dual-rail RSFQ shift register on delay-insensitive model and its applications”, Technology Representation of Institute of electronics Information and Communication Engineering, vol. 9, 97-29, pp. 19-24.(1997)
- [13] Nowick. S,“Design of a low-latency asynchronous adder using speculative completion”, IEEE Proceedings of Computer Digital Technology, vol. 143, no. 5, pp. 301–307.(1996)
- [14] Rahman M.Z and Klee man. L (2013), “A delay matched approach for the design of asynchronous sequential circuits”, Department of Computer System Technology International Journal on Computer vol.29, no. 6, pp. 300-310.(2013)
- [15] Von Neumann .J (1966) “The Theory of Self-Reproducing Automata”, IEEE Transaction on circuits and system, vol. 55 no. 8, pp-171-180 (1966)



Mr. R.Venkateswarlu received B.Tech and M.Tech. Currently working as a Assistant Professor in St.Mary’s Women’s Engineering College, Budampadu.. And his areas of interest are Applications in “VLSI& CHIP DESIGNINGS”.