

Design and Analysis of Seven Level Inverter Topology with Realiable Configuration for Open End Winding Induction Motor

Lalu Mudavath & T.Dinesh

¹Assistant professor, Department of EEE, Anurag group of Engineering(CVSR Engineering college), Venkatapur(V), Ghatkesar(M), Hyderabad. ²Assistant professor, Department of EEE, Anurag group of Engineering(CVSR Engineering college),

Venkatapur(V), Ghatkesar(M), Hyderabad.

ABSTRACT-In This paper proposes a seven level inverter fed induction motor with much reduced number of power electronic components. Nowadays, Multilevel inverters are mostly used due to these advantages with low harmonic distortion content, reduced circuit complexity, reduced number of switches, improved voltage quality and less voltage stress on power electronic devices. The proposed topology has been designed by connecting the multiple number of three phase two level inverters in back to back arrangement. The power quality is proportional to the number of levels in the output voltage waveform, however increasing the levels in output voltage beyond certain limit is not economical and adoptable. This question of limit on the level is also addressed in this paper. More over the voltage rating of the input DC voltage source in this topology is one third of that of the existing established topologies. A simple single triangular pulse width modulation scheme is incorporated. By using the simulation results we can analyze the proposed multilevel inverter. The proposed topology has been simulated using Matlab®/Simulink with six pole (5 HP) induction motor.

Keywords— Multilevel Inverter, Power Quality, Pulse Width Modulation.

I. INTRODUCTION:

Nowadays with the rapid development of world industrial scenario the quantity of outcome from the industries is also enormously increased which further leaded to the great demand of high requirement in the industries. power The conventional power electronic devices and the three phase two level inverters are not effective to handle these high power industrial applications. In the past few decades the rapid evolution in the area of power electronic devices and along with the designers orientation together these two factors leads to the invention of different topologies of multilevel inverters[1] with low harmonic distortion content, reduced circuit complexity[2-3], reduced number of switches[4-5], improved voltage quality and less voltage stress on power electronic devices. Numerous pulse width modulation schemes are proposed for multilevel inverters[6-9].

The main three topologies multilevel inverters which are widely used in the industrial

electronic applications are Diode/Neutral point clamped multilevel inverter[10], Flying capacitor multilevel inverter[11-12] and cascaded H-Bridge multilevel inverter[13]. In the NPC multilevel inverter the total DC link voltage will be divided into equal parts depending on the number of output voltage levels required. For this purpose capacitors should be incorporated due to which unequal voltage balancing problem raises and as the number levels increases clamping diodes increases tending to make the circuit more complex.

In FC multilevel inverter clamping should be done with the help of capacitors. Due the excess number capacitors and their charging, discharging time intervals unequal voltage distribution and commutation failures will occur. The CHB topology with isolated voltage sources is best suited for high voltage application. Since there are no secondary capacitors and clamping diodes so there will be no voltage balancing issues. However as the level increases the number of isolated sources increases and hence the number of power electronic components which makes the circuit and its control complex. For the researchers the other factors of concern are the overall drive should be less complex, more reliable and efficient.

II.DYNAMICMODELLING OF INDUCTION MOTOR:

The numbers of identical windings per phase are always half of the total number of poles[14-17]. Since in the proposed topology we are aiming for an output phase voltage of seven level, so the induction motor should contain six poles in its stator winding. Each identical winding contains two terminals so all the six terminals of respective stator windings will be taken out and these three set of windings will be connected in series. All the three windings are separated equally with respect to stator resistance and stator leakage reactance and each identical winding voltage is equal to one third of respective phase voltage in the stator winding. The identical profile winding voltage equations are given by



International Journal of Research

Available at https://edupediapublications.org/journals

$$\begin{split} V_{a1} - V_{a2} &= \left(\frac{r_{s}}{3}\right) * i_{as} + \left(\frac{L_{ss}}{3}\right) * i_{as} - \left(\frac{1}{2}\right) * \left(\frac{L_{m}}{3}\right) * \\ i_{bs} - \left(\frac{1}{2}\right) * \left(\frac{L_{m}}{3}\right) * i_{cs} & (1) \\ V_{a3} - V_{a4} &= \left(\frac{r_{s}}{3}\right) * i_{as} + \left(\frac{L_{ss}}{3}\right) * i_{as} - \left(\frac{1}{2}\right) * \left(\frac{L_{m}}{3}\right) * \\ i_{bs} - \left(\frac{1}{2}\right) * \left(\frac{L_{m}}{3}\right) * i_{cs} & (2) \\ V_{a5} - V_{a6} &= \left(\frac{r_{s}}{3}\right) * i_{as} + \left(\frac{L_{ss}}{3}\right) * i_{as} - \left(\frac{1}{2}\right) * \left(\frac{L_{m}}{3}\right) * \\ i_{bs} - \left(\frac{1}{2}\right) * \left(\frac{L_{m}}{3}\right) * i_{cs} & (3) \end{split}$$

Sum of all these three individual voltages gives the effective voltage across the phase 'A' winding of stator.



(b)

Figure(1): Induction Motor Stator Winding (a) Normal Arrangement (b) Proposed Winding Voltage equations in dq0 reference frame can be solved from the basic equations of induction motor [18].

$$V_{qs} = r_s * i_{qs} + \omega * \lambda_{ds} + \rho * \lambda_{qs}$$

$$V_{ds} = r_s * i_{ds} + \omega * \lambda_{qs} + \rho * \lambda_{ds}$$

$$V_{0s} = r_s * i_{0s} + \rho * \lambda_{qs}$$

$$V_{qr} = r_r * i_{qr} + (\omega - \omega_r) * \lambda_{dr} + \rho * \lambda_{qr}$$

$$V_{dr} = r_r * i_{dr} - (\omega - \omega_r) * \lambda_{qr} + \rho * \lambda_{qr}$$

$$V_{0r} = r * i_{0r} + \rho * \lambda_{0r}$$
(5)

The flux linkage equations are given by

$$\lambda_{qs} = L_{ss} * i_{qs} + L_M * i_{qr}$$

$$\lambda_{ds} = L_{ss} * i_{ds} + L_M * i_{dr}$$

$$\lambda_{0s} = L_{1s} * i_{0s}$$

$$\lambda_{qr} = L_{rr} * i_{qr} + L_M * i_{qs}$$

$$\lambda_{dr} = L_{rr} * i_{dr} + L_M * i_{ds}$$

$$\lambda_{0r} = L_{1r} * i_{0r}$$
(6)
The developed electromagnetic torque in terms of

The developed electromagnetic torque in terms of dq0 axis current is

$$T_e = \left(\frac{3}{2}\right) * \left(\frac{P}{2}\right) * L_m * \left(i_{qs} * i_{dr} * i_{ds} * i_{qr}\right)$$
(7)
Where

d: direct axis,

q: quadrature axis,

s: stator variable,

r: rotor variable,

Vds and Vqs: q and d-axis stator voltages,

Vdr and Vqr: q and d–axis rotor voltages,

 r_r : Rotor resistance,

vr_s: Stator resistance,

L1s: stator leakage inductance,

L1r : rotor leakage inductance,

iqs ,ids: q and d-axis stator currents,

iqr, idr: q and d-axis rotor currents,

p: number of poles,

J: moment of inertia,

Te : electrical output torque,

TL : load torque.

Proposed seven level inverter topology:

III PROPOSED SEVEN LEVEL INVERTER TOPOLOGY:

The proposed seven level inverter topology is shown in figure(2). Total six terminals of each stator phase winding will be taken out. Each of the above six terminals fed by a separate inverter. All these six inverters will contain a single DC link voltage "Vdc/3". In the figure(2) (S11 to S16),(S21 to S26),(S31 to S36),(S41 to S46),(S51 to S56) and (S61 to S66) are the switches of respective inverters one to six. The complementary switches are (S11,S12),(S13,S14),(S15,S16) for the first inverter and in the similar manner remaining inverters complementary switches exist. (S1 to S6) and (S1' to S6') are the isolating switches needed to isolate the middle four inverters during the voltage levels of -2Vdc/3,- Vdc/3,0,Vdc/3,2Vdc/3. The possible seven levels of phase 'A' voltages are -Vdc,-2Vdc/3,-Vdc/3,0,Vdc/3,2Vdc/3,Vdc.

The proposed topology comparison with existing topologies is shown in table(1). It can be observed that it is far better than the NPC topology excluding the clamping diodes and it is superior to CHB topology which requires separate DC sources.



Available at https://edupediapublications.org/journals

e-ISSN: 2348-6848 p-ISSN: 2348-795X Volume 05 Issue 12 April 2018

Comparing with the FC topology the clamping capacitor and capacitor voltage balancing issues can

be excluded.



Figure(2): Proposed Seven Level Inverter Topology

| Table (1): Comparison of Different Topologies | | | | | | |
|---|----------|--------|----------|----------|--|--|
| | NPC | FC | CHB | Propose | | |
| | inverter | invert | inverter | d | | |
| | | er | | inverter | | |
| Number of switches | 36 | 36 | 36 | 36 | | |
| Clamping | 30 | 0 | 0 | 0 | | |
| Diodes | | | | | | |
| Isolated | 1 | 1 | 12 | 1 | | |
| sources | (Vdc) | (Vdc) | (Vdc/3) | (Vdc/3) | | |
| Capacitors | 6 | 36 | 0 | 0 | | |
| Bidirectional switches | 0 | 0 | 0 | 12 | | |

| Table (| (1): | Comparison | of Different | Topologies |
|----------|------|------------|--------------|------------|
| I able (| 1). | Comparison | of Different | Topologics |

IV. SINGLE TRIANGULAR PULSE WIDTH MODULATION:

A single triangular pulse width modulation contains a single reference sine wave at 50 Hz and six carrier (triangular) signals [19]. Reference sine wave is of 50 Hz and carrier wave of 3 KHz.

Table (II): Comparison of Modulating And **Carrier Waves For Different Voltage Levels**

| Modulating areas of reference | Output voltage | | |
|--|----------------|--|--|
| and carrier waves | levels | | |
| Vm>Vcr1 | +Vdc | | |
| Vcr2 <vm<vcr1< td=""><td>+2Vdc/3</td></vm<vcr1<> | +2Vdc/3 | | |
| Vcr3 <vm<vcr3< td=""><td>+Vdc/3</td></vm<vcr3<> | +Vdc/3 | | |
| Vcr4 <vm<vcr3< td=""><td>0</td></vm<vcr3<> | 0 | | |

| Vcr5 <vm<vcr4< th=""><th>-Vdc/3</th></vm<vcr4<> | -Vdc/3 |
|--|---------|
| Vcr6 <vm<vcr5< td=""><td>-2Vdc/3</td></vm<vcr5<> | -2Vdc/3 |
| Vm <vcr6< td=""><td>-Vdc</td></vcr6<> | -Vdc |

Operating areas and respective voltage levels of proposed topology when

• Vm>Vcr1; (S11,S22),(S31,S42),(S51,S62) of phase 'A' are operating giving a voltage of "+Vdc".

• Vcr2<Vm<Vcr1; (S11,S22),(S31,S42),(S52,S62) of phase 'A' are operating giving a voltage "+2Vdc/3".

• Vcr3<Vm<Vcr2; (S11,S22),(S32,S42),(S52,S62) of phase 'A' are operating giving a voltage "+Vdc/3".

• Vcr4<Vm<Vcr3; (S12,S22),(S32,S42),(S52,S62) of phase 'A' are operating giving a voltage "0".

• Vcr5<Vm<Vcr4; (S12,S22),(S32,S42),(S52,S61) of phase 'A' are operating giving a voltage "-Vdc/3".

• Vcr6<Vm<Vcr5; (S12,S22),(S32,S41),(S52,S61) of phase 'A' are operating giving a voltage "-2Vdc/3".

• Vm<Vcr6; (S12,S21),(S32,S41),(S52,S61) of phase 'A' are operating giving a voltage "-Vdc".

V.SIMULATION RESULTS:

The proposed topology has been simulated on 5HP induction motor. The individual voltages across three sectionalized phase 'A' windings are



International Journal of Research

Available at https://edupediapublications.org/journals

e-ISSN: 2348-6848 p-ISSN: 2348-795X Volume 05 Issue 12 April 2018





In case if any of the switch or total bridge get failure due to internal or external fault condition the continuity of supply to the induction motor will not be interrupted i.e. only that part of sectionalized winding which is attached to the respective faulted bridge should be treated as faulted part and the remaining bridges will operate at normal condition. Since the fault is not affecting the remaining sectionalized windings now the total topology will operate at a phase voltage of 3 level hence there by increasing the reliability of the total system.



VI.CONCLUSION:

In this paper a new topology of seven level inverter with less number of switches has been proposed and simulated with 5 HP six pole induction motor consisting of three identical voltage profile coils per phase in stator. The output phase voltage waveforms have been presented. If in the case of any one of the internal bridges (2, 3, 4, 5) failures the resultant topology will become three level inverter and hence there by increasing the reliability of the overall system. By using the single triangular pulse width modulation the triplen harmonics are almost shifted to carrier frequency having less impact on the system and improving overall efficiency of the system. Increasing the level beyond seven is not economical and adoptable for low and medium range induction motor drives. So it is suggested to maintain the output phase voltage level as seven and the THD content is also in acceptable range.

REFERENCES:

[1] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel Voltage-source-converter Topologies for Industrial Medium-voltage Drives," IEEE Transactions on Industrial Electronics., vol. 54, no. 6, pp. 2930–2945, Dec. 2007

[2] P. P. Rajeevan, K. Sivakumar, Chintan Patel, Rijil Ramchand, and K. Gopakumar "A Seven-Level Inverter Topology for Induction Motor Drive Using Two-Level Inverters and Floating Capacitor Fed H-Bridges IEEE Transactions on power electronics, VOL. 26, NO. 6, JUNE 2011.

[3] K. Sivakumar, Anandarup Das, Rijil Ramchand, Chintan Patel, and K. Gopakumar, "A Five-Level Inverter Scheme for a Four-Pole Induction Motor Drive by Feeding the Identical Voltage-Profile Windings From Both Sides", IEEE Transactions on industrial electronics, vol. 57, No. 8, August 2010, 2776-2784.

[4] Gopal Mondal, K. Gopakumar, N. Tekwani, and Emil Levi, "A Reduced-Switch-Count Five-Level Inverter with Common-Mode Voltage Elimination for an Open-End Winding Induction Motor Drive"



IEEE Transactions on Industrial Electronics, vol. 54, No. 4, August 2007.

[5] Nallmekala, K.K.; Sivakumar, K., "A five-level inverter topology for four pole induction motor drive with single DC link," Environment and Electrical Engineering (EEEIC), 2012 11th International Conference on , vol., no., pp.84,89, 18-25 May 2012.
[6] Barry Venugopal Reddy, Veeramraju Timurala Somasekhar, and Yenduri Kalyan "Decoupled Space-Vector PWM Strategies for a Four- Level Asymmetrical Open-End Winding Induction Motor Drive With Waveform Symmetries" "IEEE Transactions on industrial electronics, Vol. 58, No. 11, November 2011

[7] Abyaneh, "Nima Yousefpoor, Seyyed Hamid Fathi, Naeem Farokhnia, and Hossein Askarian THD Minimization Applied Directly on the Lineto- Line Voltage of Multilevel Inverters" IEEE Transactions on industrial electronics, Vol. 59, NO. 1, January 2012.

[8] Bernardo Cougo, Guillaume Gateau, Thierry Meynard, Malgorzata Bobrowska-Rafal, and Marc Cousineau, "PD Modulation Scheme for Three-Phase Parallel Multilevel Inverters" IEEE Transactions on Industrial Electronics, Vol. 59, No. 2, February 2012.
[9] Annette von Jouanne, Shaoan Dai, and Haoran

Zhang, A Multilevel Inverter Approach Providing DC-Link Balancing, Ride-Through Enhancement, and Common-Mode Voltage Elimination" IEEE Transactions on Industrial Electronics, Vol. 49, No. 4, August 2002.

[10] Mostafa Khazraei, Hossein Sepahvand, Keith A. Corzine, and Mehdi Ferdowsi, "Active Capacitor Voltage Balancing in Single-Phase Flying- Capacitor Multilevel Power Converters" IEEE Transactions on Industrial Electronics, Vol. 59, No. 2, February 2012 [11] Mohan M. Renge and Hiralal M. Suryawanshi, "Five-Level Diode clamped Inverter to eliminate Common Mode Voltage and Reduced dv/dt in Medium voltage rating Induction Motor Drives, IEEE Transactions on Power Electronics, vol. 23, no.4, pp. 1598–1607 July 2008.

[12] Fernanda Carnielutti, Humberto Pinheiro, and Cassiano Rech, "Generalized Carrier-Based Modulation Strategy for Cascaded Multilevel Converters Operating Under Fault Conditions" IEEE Transactions on Industrial Electronics, Vol. 59, No. 2, February 2012..

[13] Xu Lie, Jon C. Clare, Patrick W. Wheeler, Lee Empringham, and Li Yongdong, "Capacitor Clamped Multilevel Matrix Converter Space Vector Modulation" IEEE Transactions on industrial electronics, Vol. 59, No. 1, January 2012 [14] M. R. Baiju, K. K. Mohapatra, R. S. Kanchan and K. Gopakumar "A Dual Two-Level Inverter Scheme With Common Mode Voltage Elimination for an Induction Motor Drive" IEEE Transactions on Power Electronics, Vol. 19, No. 3, May 2004..

[15] K. Sivakumar Anandarup Das Rijil Ramchand Chintan Patel K Gopakumar, "A Hybrid Multilevel Inverter Topology for an Open-End Winding Induction-Motor Drive Using Two-Level Inverters in Series With a Capacitor-Fed H-Bridge Cell" IEEE Transactions on Industrial Electronics, Vol. 57, NO. 11, November 2010

[16] M. G. Say, Performance & Design A.C. Machines, 3rd ed. New Delhi,India: CBS Publishers Distributors, 1990.

[17] V. T. Somasekhar, K. Gopakumar, M. R. Baiju, Krishna K. Mohapatra and L. Umanand "A Multilevel Inverter System for an Induction Motor With Open-End Windings" IEEE Transactions on Industrial Electronics, Vol. 52, No. 3, June 2005

[18] Paul C. Kruase, Analysis of Electrical Machinery and Drive Systems, 2nd ed. Piscataway, NJ: IEEE press, 2002.

[19] McGrath, B.P.; Holmes, D.G.; , "Multicarrier PWM strategies for multilevel inverters," Industrial Electronics, IEEE Transactions on , vol.49, no.4, pp. 858-867, Aug 2002.