

Power Line Communication CMOS Receiver Design for UWB Communication

MR.D. SRIDHAR, ASSOCIATE PROFESSOR, DEPARTMENT OF ECE

M. LEELA DURGA , M. KAVYA SREE , O. SUNEETHA , K. SUSHMITHA

B.Tech Students , Department of Electronics & Communication Engineering, Ramachandra College of Engineering, Eluru, Andhra Pradesh, India.

Abstract— As the circuit complexity increases, the number of internal nodes increases proportionally, and individual internal nodes are less accessible due to the limited number of available I/O pins. To address the problem, we proposed power line communications (PLCs) at the IC level, specifically the dual use of power pins and power distribution networks for application/observation of test data as well as delivery of power. A PLC receiver presented in this paper intends to demonstrate the proof of concept, specifically the transmission of data through power lines. The main design objective of the proposed PLC receiver is the robust operation under variations and droops of the supply voltage rather than high data speed. The PLC receiver is designed and fabricated in CMOS $0.18 - \mu m$ technology under a supply voltage of 1.8 V. The measurement results show that the receiver can tolerate a voltage drop of up to 0.423 V for a data rate of 10 Mb/s. The power dissipation of the receiver is 3.26 mW under 1.8 V supply, and the core area of the receiver is 74.9 μm × 72.2 μm.

Index Terms— Design-for-testability (DFT), PLC at ICs, PLC receiver, power line communications (PLCs).

I. INTRODUCTION

WITH each new generation of deep submicrometer VLSI technologies, testing, debugging, and diagnosis of VLSI circuits become more difficult and expensive. In addi-

tion to higher circuit complexity for a deeper submicrometer technology, larger process variations, greater interconnection delays relative to transistor switching time, and larger leakage current also contribute to make the testing more challenging. It is a general consensus among test engineers that accessibility, i.e., controllability and observability,

to internal nodes for both 2-D and 3-D ICs is essential to address the testing problems [1]–[12]. Conventional design-for-testability (DFT) methods, such as scan design, provide dedicated or shared signal paths between I/O pins and internal nodes [13]–[15]. As the circuit complexity increases, the number of internal nodes increases proportionally, and individual internal nodes are less accessible due to the limited number of available I/O pins.

One promising approach to provide ubiquitous accessibility to internal nodes is the dual use of power pins and power distribution networks (PDNs) for data communications as well as power delivery, which is essentially



Fig. 1. Proposed conceptual PLC system in an IC environment.

power line communications (PLCs) at the IC level [1]. The PLC at the IC level would be useful for low data rate communications such as scan design, system debugging, and fault diagnosis. The approach also eliminates the need to route a data path from the node to an external data pin. To the best of our knowledge, PLC in an IC environment was exclusively reported in [1] and [21]-[29]. Fig. 1 shows the conceptual PLC system in an IC environment considered for our research. A test instrument sends the data superimposed on the supply voltage of a system board. The signal travels through a power pin(s), the power planes of a package, and the PDN, and then it reaches at the intended node(s). The PLC receiver embedded inside a chip extracts the data from the power line. All the previous PLC receivers designed in [21]-[23], [25]-[27], and [29] report only the simulation results. This paper presents a PLC receiver, whose main design objective is robust operation under supply voltage variations and droops. The proposed PLC receiver was designed and fabricated in CMOS 0.18- μ m technology with a supply voltage of 1.8 V.

The remainder of this paper is organized as follows. Section II provides the background of the proposed work, specifically operating conditions of PLC in ICs and our previous works. Section III describes the proposed PLC receiver and its building blocks. Section IV presents the measured results. Section V provides the conclusions and the future works for PLC in ICs.



e-ISSN: 2348-6848 p-ISSN: 2348-795X Volume 05 Issue 07 March 2018

II. PRELIMINARIES

A. Operating Environment

applications as power lines of residential buildings and long distance transmission lines. First, power lines of a chip are very noisy due to factors, such as cyclostationary background noise, resulting from switching synchronous to the main and subclocks, strong deterministic components at frequencies corresponding to those clocks, and low-frequency (20-100 MHz) noise resulting from the resonances of the PDN [16]. Resultantly, the signal-to-noise ratio (SNR) of PLC at the IC level is low, which would require special treatments. One rudimentary approach is to increase the signal level of the data superimposed on the supply voltage. However, the superimposed data signal should not affect the integrity of the supply voltage, and the variations of the supply voltage for ICs should remain less than ±10% [17]. Second, the supply voltage varies and droops in space. It is caused by the factors such as nonideal voltage regulators, IR drop, and varying power consumption of underlying blocks. Bernstein et al. [30] reported that the supply voltage droop ranges from 3% to 15% of the supply voltage across the chip area. Therefore, it is necessary for a PLC receiver in an IC to overcome large voltage variations and droops. Third, a PDN is heavily damped with the decoupling capacitors connected to power lines. It intends to reduce the slew rate of current variations by locally supplying or sinking currents and suppress voltage and current ringings at power lines. Consequently, a PDN behaves as a low-pass filter, which prevents high-frequency data signals from propagating through the PDN. The problem is aggravated when a data signal travels through the power and ground planes of the package shown in Fig. 1.

B. Previous Works

To the best of our knowledge, we are the only group who reported the works on PLC in ICs in [1] and [21]–[29]. Our group proposed PLC in ICs to reduce the pin count, size, and hence the cost of a chip initially [21] and later to increase the channel capacity for the multiple parallel scan design in [1]. To follow up the proposal, we investigated several relevant topics for PLC in ICs, and reviewed them briefly as follows.

We measured the propagation loss from a core power supply pin to an on-chip node of a PDN of a cold Pentium 4 die (65 nm version) [24]. The largest passband was observed 2 GHz over a 200-MHz band, and the path loss increases above 40 dB beyond 2.5 GHz. Other measurements were carried out on three different samples of cold 45-nm Core 2 Duo processors and two randomly picked locations on the PDNs [28]. The averaged transfer function shows narrow sporadic passbands, where about 5% 7% of the input signal passes through the PDN. We observed that there is little correlation between the passbands of the 65 nm Pentium 4 and that for the 45-nm Core 2 Duo processors. PLC at the IC level faces a different set of technical challenges from that of the traditional PLC over suc

We suggested the use of ultrawideband (UWB) and directsequence code division multiple access (DS-CDMA) communication technologies to circumvent the blocking of data signals in low frequencies at packages and PDNs and increase the SNR [21], [22], [25]. Compared with the traditional narrow-band communication systems,UWB signaling has several advantages, such as high data rate, low average power, and simple RF circuitry [31]. Shannon's theorem states that the channel capacity is given as

 $B \times \log_2(1 + SNR)$, where B is the bandwidth [32]. As the bandwidth is much larger (on the order of several gigahertz) for UWB than a narrow-band signal, the SNR can be much smaller for UWB to achieve the same data rate. The DS-CDMA technology assigns a codeword to each bit of information called spreading, and orthogonal codewords are assigned to different users or power pins for the PLC in ICs to support multiple channels. The spreading operation represents 1 bit of data as a series of binary pulses spread over a codeword, which increases the pulse repetition frequency. The benefit of spreading is the processing gain, which is $10 \times \log$ (spreading factor) in decibel. For example, the spreading factor for 4-bit codewords is 4, which yields a processing gain of 6 dB, or increases the SNR by 6 dB. We also investigated the modeling of I/O pads and PDNs, and estimated the performance of the proposed PLC systems [22], [25].

We designed several versions of PLC receivers and transmit-ters for the proposed PLC system in ICs [23], [25]–[27], [29]. The first PLC receiver was designed in TSMC 0.18- μ m CMOS process [23]. Transient simulations indicate that the PLC receiver can recover data from impulses with the ampli-tude of 90 mV and the period of 300 ps superimposed on the supply voltage of 1.8 V. The pulse repetition rate of the impulses is 1 GHz. A PLC receiver based on a correlator is reported in [26], and its improved version is reported in [27]. Another PLC receiver based on a differential Schmitt trigger is presented in [29]. Design of a transmitter for the proposed system is reported in [25]. All the above PLC receivers and transmitters report only simulation results.

This paper presents a PLC receiver whose main design objective is the robust operation under voltage variations and droops of the supply voltage. The PLC receiver intends to demonstrate the feasibility of a robust receiver as a proof of concept. Therefore, regular pulses (rather than UWB) with a low repetition frequency of 10 Mb/s and a simple amplitude shift keying (ASK) are adopted for the receiver. The receiver was designed and fabricated in CMOS $0.18-\mu m$ technology with a supply voltage of 1.8 V.



e-ISSN: 2348-6848 p-ISSN: 2348-795X Volume 05 Issue 07 March 2018



Fig. 2. Block diagram of the proposed PLC receiver.

system design (such as adoption of UWB and DS-CDMA technologies) and the circuit design such as a differential Schmitt trigger adopted for the proposed PLC receiver.

III. PROPOSED PLC RECEIVER

The proposed on-chip PLC receiver receives the data superimposed on power lines, and the data (such as scan test data) are sent from a test instrument. Therefore, the transmitter for the PLC receiver is an external instrument rather than the one on the same chip. The receiver was designed in CMOS 0.18- μ m technology with a supply voltage of 1.8 V. It consists of three building blocks, and this section describes the design of each building block.

A. Block Diagram

A block diagram of the proposed PLC receiver is shown in Fig. 2. The proposed PLC receiver consists of three blocks, each sharing the same supply voltage ($V_{DD} + v_{dd}(t)$). The first block is a level shifter, which lowers the dc level of the signal superimposed on the supply voltage. The level-shifted signal is processed by the subsequent block, a signal extractor, which amplifies the signal and converts it to a differential signal. The logic restorer, which is a differential Schmitt trigger, recovers logic values from the differential signal. The design and operation of each block is explained below.

B. Level Shifter

The level shifter shown in Fig. 3 can be treated as a common source amplifier with diode-connected load which the amplifier input is fixed to a bias voltage V_{bias} .

The level shifter propagates the data signal vdd(t) imposed on the supply voltage VDD to the output while lowering the dc voltage level of the signal to 0.5 VDD. To propagate the data signal superimposed on the supply voltage to the output, the output should be sensitive to supply voltage variations. In other words, contrary to a typical amplifier design, the power supply



Fig. 3. Level shifter.

where $A_{\mathbf{v}}$ is the small-signal voltage gain from the input (i.e., the gate of M_1) to the output of the amplifier, and A_{VDD} is the small-signal gain from the power supply to the output. $A_{\mathbf{v}}$ is obtained as

$$A_{\mathbf{v}} \approx -\frac{g_{m1}}{g_{m2}} \tag{2}$$

where g_{m1} and g_{m2} are the transconductances of M_1 and M_2 , respectively. A V_{DD} is obtained as in (3) and becomes 1 ignoring the channel length modulation [34]

$$\mathbf{1}_{V_{\text{DD}}} = \frac{\partial I}{1/g_{m2} + r_{o1}} \approx 1.$$
(3)

Thus, the PSRR of a common source amplifier is expressed as g_{ml}

$$PSRR \approx -\overline{\mathcal{G}_{m2}} \quad . \tag{4}$$

The transconductance of a MOS transistor is $g_m = \mu C_{ox \ L} (V_{CS} - V_{HL})$ (5)

III II h IIIaa

By substituting (5) in (4), the PSRR becomes

$$\mu_{n} \left(\frac{W}{W} \frac{L}{L} \right) \left(\frac{V_{\text{CS}}}{V_{\text{m}}} - \frac{V_{\text{TH}}}{V_{\text{m}}} \right)$$

$$PSRR \approx \frac{V_{\text{TH}}}{W} \frac{V_{\text{m}}}{V_{\text{m}}} \frac{V_{\text{m}}}{V_{m}} \frac{V_{m}}}{V_{m}} \frac{V_{m}}{V_{m}} \frac{V_{m}}{V_{m}} \frac{V_{m}}{V_{m}} \frac{V_{m}}{V_{m}} \frac{V_{m}}{V_{m}} \frac{V_{m}}{V_{m}} \frac{V_{m}}{V_{m}} \frac{V_{m}}}{V_{m}} \frac{V_{m}}{V_{m}} \frac$$

 n_2 GS – TH 2 Equation (6) indicates that the PSRR can be lowered by

(W/L)setting $(W/L)_1$ small,)2 large, the overdrive voltage small, and the overdrive voltage of M₂ large. This of *M*1 should means that the bias voltage and the W/L ratio of M_1 be set to small, while operating M_1 in saturation. Since the desired dc voltage level at the output of the sensing circuit VDD, the condition sets the overdrive voltage of M_2 . is 0.5



superimposed on power lines to the operation of digital circuits.

References

- [1] W. C. Chung and D. S. Ha, "A new approach for massive parallel scan design," in *Proc. IEEE Int. Test Conf.*, Nov. 2005, pp. 1–10.
- [2] L. T. Wang, C. E. Stroud, and N. A. Touba, System-on-Chip Test Architectures: Nanometer Design for Testability. San Mateo, CA, USA: Morgan Kaufmann, 2010.
- [3] S. M. Saeed and O. Sinanoglu, "Design for testability support for launch and capture power reduction in launch-off-shift and launch-off-capture testing," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 22, no. 3, pp. 516–521, Mar. 2014.
- [4] J. Rajendran, O. Sinanoglu, and R. Karri, "Regaining trust in VLSI design: Design-for-trust techniques," *Proc. IEEE*, vol. 102, no. 8, pp. 1266–1282, Aug. 2014.
- [5] S.-J. Wang, Y.-S. Chen, and K. S.-M. Li, "Low-cost testing of TSVs in 3D stacks with pre-bond testable dies," in *Proc. IEEE Int. Symp. VLSI Design, Autom., Test (VLSI-DAT)*, Apr. 2013, pp. 1–4.
- [6] H.-H. S. Lee and K. Chakrabarty, "Test challenges for 3D inte-grated circuits," *IEEE Des. Test. Comput.*, vol. 26, no. 5, pp. 26–35, Sep./Oct. 2009.
- [7] M. Lee et al., "A novel DFT architecture for 3DIC test, diagnosis and repair," in Proc. Int. Symp. VLSI Design, Autom. Test (VLSI-DAT), Apr. 2014, pp. 1–4.
- [8] M. Richter and K. Chakrabarty, "Optimization of test pin-count, test scheduling, and test access for NoC-based multicore SoCs," *IEEE Trans. Comput.*, vol. 63, no. 3, pp. 691–702, Mar. 2014.
- [9] T. Han, I. Choi, H. Oh, and S. Kang, "A scalable and parallel test access strategy for NoC-based multicore system," in *Proc. IEEE 23rd Asian Test Symp. (ATS)*, Nov. 2014, pp. 81–86.
- [10] H. Kim, Y. Lee, and S. Kang, "A novel massively parallel testing method using multi-root for high reliability," *IEEE Trans. Rel.*, vol. 64, no. 1, pp. 486–496, Mar. 2015.
- [11] Y. Fkih, P. Vivet, B. Rouzeyre, M.-L. Flottes, G. Di Natale, and J. Schloeffel, "2D to 3D test pattern retargeting using IEEE P1687 based 3D DFT architectures," in *Proc. IEEE Comput. Soc. Annu. Symp. VLSI* (ISVLSI), Jul. 2014, pp. 386–391.
- [12] Y. Fkih, P. Vivet, B. Rouzeyre, M.-L. Flottes, and G. Di Natale, "A JTAG based 3D DfT architecture using automatic die detection," in *Proc. IEEE 9th Conf Ph.D. Res. Microelectron. Electron. (PRIME)*, Jun. 2013, pp. 341–344.
- [13] A. Chandra, S. Chebiyam, and R. Kapur, "A case study on implementing compressed DFT architecture," in *Proc. IEEE 23rd Asian Test Symp. (ATS)*, Nov. 2014, pp. 336–341.

- [14] E. Alpaslan, Y. Huang, X. Lin, W.-T. Cheng, and J. Dworak, "On reducing scan shift activity at RTL," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 29, no. 7, pp. 1110–1120, Jul. 2010.
- [15] S. Pei, H. Li, and X. Li, "Flip-flop selection for partial enhanced scan to reduce transition test data volume," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 20, no. 12, pp. 2157–2169, Dec. 2012.
- [16] E. Alon, V. Stojanovi'c, and M. A. Horowitz, "Circuits and techniques for high-resolution measurement of on-chip power supply noise," *IEEE J. Solid-State Circuits*, vol. 40, no. 4, pp. 820–828, Apr. 2005.
- [17] N. H. Weste and D. M. Harris, CMOS VLSI Design: A Circuit and Systems Perspective, 4th ed. Reading, MA, USA: Addison-Wesley, 2011.
- [18] L.-C. Hsu and H.-M. Chen, "On optimizing scan testing power and routing cost in scan chain design," in *Proc. Int. Symp. Quality Electron. Design*, Mar. 2006, pp. 1–6.
- [19] X. Hu, "Analysis of microelectronic power distribution networks and exploration of 3D ICs," Ph.D. dissertation, Dept. Elect. Eng., Univ. California, San Diego, CA, USA, 2012.
- [20] J. Rius, "IR-drop in on-chip power distribution networks of ICs with nonuniform power consumption," *IEEE Trans. Very Large Scale Integr.* (VLSI) Syst., vol. 21, no. 3, pp. 512–522, Mar. 2013.
- [21] W. C. Chung, D. S. Ha, and H.-J. Lee, "Dual use of power lines for data communications in a system-on-chip environment," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2005, pp. 3355–3358.
- [22] W. C. Chung, "The dual use of power distribution networks for data communications in high speed integrated circuits," Ph.D. dissertation, Dept. Elect. Comput. Eng., Virginia Tech, Blacksburg, VA, USA, 2006.
- [23] R. Thirugnanam, D. S. Ha, and T. M. Mak, "Data recovery block design for impulse modulated power line communications in a microprocessor," in *Proc. IEEE Comput. Soc. Annu. Symp. VLSI*, May 2007, pp. 153–158.
- [24] R. Thirugnanam, D. S. Ha, and T. M. Mak, "On channel modeling for impulse-based communications over a microprocessor's power distribution network," in *Proc. IEEE Int. Symp. Power Line Commun.*, Mar. 2007, pp. 355–359.
- [25] R. Thirugnanam, "Power line communications over power distribution networks of microprocessors—Feasibility study, channel modeling, and a circuit design approach," Ph.D. dissertation, Dept. Elect. Comput. Eng., Virginia Tech, Blacksburg, VA, USA, 2008.
- [26] V. Chawla, R. Thirugnanam, D. S. Ha, and T. M. Mak, "Design of a data recovery block for communications over power distribution networks of microprocessors," in *Proc. 4th IEEE Int. Conf. Circuits Syst. Commun.*, May 2008, pp. 708–712.
- [27] V. Chawla and D. S. Ha, "Dual use of power lines for data communications in microprocessors," in *Proc. IEEE Symp. Design Diagnostics Electron. Circuits Syst.*, Apr. 2011, pp. 23–28.
- [28] R. Thirugnanam and D. S. Ha, "Feasibility study for communication over power distribution networks of microprocessors," in *Proc. IEEE Int. SOC Conf.*, Sep. 2011, pp. 118–121.
- [29] J. Salem and D. S. Ha, "A robust receiver for power line communications in integrated circuits," in *Proc. IEEE 55th Int. Midwest Symp. Circuits Syst. (MWSCAS)*, Aug. 2012, pp. 254–257.
- [30] K. Bernstein *et al.*, "High-performance CMOS variability in the 65-nm regime and beyond," *IBM J. Res. Develop.*, vol. 50, nos. 4–5, pp. 433– 449, Jul. 2006.