



## **Design And Control Of A Hybrid Multilevel Converter With Floating Dc-Links To Improve The Outputs**

**Rupali T. Bansode**

PG Scholar, Dept of Electrical Engg.  
FTC Sangola, India  
Email: rbansode1991@gmail.com

**B. Sampath Kumar**

Asst. Professor, Dept of Electrical Engg.  
FTC Sangola, India  
E-mail: sampathkumar@gmail.com

**Abstract—** This paper proposes the design and control of a hybrid multilevel converter with floating DC-links to improve the outputs. An hybrid multilevel inverter designed by the series combination of a main three-level NPC converter and auxiliary floating H-Bridges (NPC-HBs) has been presented in. In this inverter, the NPC is used to supply the active power and the HBs is used as a series active filters, improving the voltage waveform quality by only handling reactive power. In this way the hybrid inverter reduces the need of bulky and expensive LCL passive filters and making it an attractive alternative for large power applications. Validations of results are provided in matlab simulink.

**Keywords—** Cascaded multilevel inverter; Neutral point clamped multilevel inverter (NPC); Selective harmonic elimination (SHE).

### I. INTRODUCTION

The converters are designed to obtain a quality output voltage or a current waveform with a minimum amount of ripple content. In high power and high voltage applications the conventional two level inverters have some limitations in operating at high frequency mainly due to switching losses and constraints of the power device ratings. Series and parallel combination of power switches in order to achieve the power handling voltages and currents. The conventional two level inverters produce THD levels around sixty percent even under normal operating conditions which are undesirable and cause more losses and other power quality problems too on the AC drives and utilities.

In recent years, a relatively new type of inverters, multilevel Voltage source inverters, has attracted many researchers' attention [1]. Multilevel inverters can reach high voltage and reduce harmonics by their own structures without transformers, a benefit that many contributors have been trying to appropriate for high-voltage, high-power applications [2]. When this inverter is compared with two level inverter it has advantage of

improved output waveforms due, to its higher number of levels in the output voltage waveform. Similarly, an increased number of voltage levels will result in a reduced input filter size for grid connected applications. The use of this inverter also allows the device switching frequency to be reduced for a given current distortion.

The multilevel inverters can be classified into three main types: the neutral point clamped (NPC) [3], the flying capacitors (FC) [4], [5] and the cascaded H-bridge (CHB) converters [6], [7]. The three level NPC bridge is the most widely used inverter for medium voltage AC motor drives and PWM active rectifiers [8], [9]. NPC inverters with more levels are also possible, even though there are significant problems in the balancing of their dc-link capacitor voltages [10], [11], unless recent modulation techniques [12] or extra circuitry [13] are used. The CHB converter is normally implemented with large number of levels but it has disadvantage is that become costly, complicated and bulky because of input transformers with multiple rectifiers [7], [14], or multi-winding three-phase output transformers [16]. Hence CHB is widely used only where active power transformation is not required such as in reactive power compensation, and where the converter can operate without the rectifier front-end. [17], [18].

In some recent years hybrid inverters become more popular because it integrate more than one topology in a single converter. Some of the authors have proposed hybrid topologies in which cascaded H-bridges fed by multilevel dc-links implemented with another converter [19]–[21]. In [22], an hybrid topologies based on the combination of an active NPC and a flying capacitor cell has been proposed to implement a five level converter. An hybrid converter formed by the series connection of a main three-level NPC converter and auxiliary floating H-Bridges (NPC-HBs) has been presented in [23]–[25]. This topology has NPC which is used



to supply the active power and another converter the HBs operate as series active filters for improving the voltage waveform quality by only handling reactive power. Hence this topology reduces the need for bulky and expensive LCL passive filters and making it an attractive alternative for large

power applications [24], [25]. In this work, the control strategy for the NPC-HBs hybrid converter, previously introduced in [26], is experimentally verified. This includes: low frequency synchronous modulation of the NPC and the generation of the HBs voltage references for dc-link voltage control.

## II. NPC-SHE TOPOLOGY

### A. MODELLING AND SIMULATION DESIGN OF NPC/SHE TOPOLOGY

In the hybrid converter, the main purpose of NPC inverter is to provide active power flow. The high-power medium voltage NPC due to their lower losses and higher voltage blocking capability [23], [25], [27], imposing a restriction on the switching frequency. In this work, an NPC is considered operating at a low switching frequency (of 250Hz) where in contrast, the H-bridges are rated at a lower voltage and need to be commutated at a higher frequency for an effective active filtering effect. The NPC inverter is, modulated by using Selective Harmonic Elimination (SHE). This method has the advantage of very low switching frequency and hence low switching losses, while eliminating the low order harmonics. The output voltage of NPC converter is synthesized by using SHE modulation and thus the series HBs will be used only to supply reactive power, allowing for operation with floating capacitor DC-links.

industrial and commercial applications because it possess low electromagnetic interference and the efficiency is considerably high. NPC Multilevel inverters have become more favoured over the years in electric high power application with the affirmation of less disturbances and the contingency to operate at lower switching frequencies than typical two-level inverters. This multilevel inverter will also be compared with two-level inverter in simulations to investigate the advantages of using multilevel inverters. It is observed that NPC multilevel inverter produce only 22% and 32% voltage THD whereas the two-level inverter for the same test produces 115% voltage THD. For other simulation, while practising lower switching frequency, it is observed that when the two-level inverter develops 25W switching losses, the experimented multilevel inverters only produce 2.1W and 2.2W switching losses.

### B. SIMULINK MODEL OF 3 LEVEL NPC

lops 25.1W switching losses, the experimented multilevel inverters only produce 2.1W and 2.2W switching losses.

### B. SIMULINK MODEL OF NPC 3 LEVEL INVERTER

The simulation model is shown in the figure below. The implementation of 3 phase Neutral Point Clamped Multilevel inverter in MATLAB software is done. In this model MOSFET is used as switching device, opto-isolator is used to give gate pulse to the thyristor. The output voltage is taken between line to line and phase to phase. The total THD counts up to 32%. The output current and voltage waveform is shown in the figure. A common neutral point is taken outside and grounded




Fig .1. Neutral Point Clamped 3 level multilevel inverter

NPC type Multilevel inverters plays vital role in the field of power electronics and being extensively used in various

Fig.2. Simulink model for 3 level NPC


The simulation model is shown in the figure above. The implementation of 3 phase Neutral Point Clamped Multilevel inverter in MATLAB software is done. In this model MOSFET is used as switching device, opto-isolator is used to give gate pulse to the thyristor. The output voltage is taken



between line to line and phase to phase. The total THD

Fig.3. Waveform of output phase voltage and line voltage

counts up to 32%. The output current and voltage waveform is shown in the figure. A common neutral point is taken outside and grounded



The NPC type multilevel inverter consists of three sections.

Fig.4. Waveform of output current

using PWM technique. The programming for PWM is stored in the PIC microcontroller. We get the stepped output in the steps of 0, -V<sub>dc</sub>, +V<sub>dc</sub>. By shifting the phase by 120° and 240° we can get 3 phase stepped output. The levels indicate the operation or ON time of a particular MOSFET or sometimes two.

#### C.SELECTIVE HARMONIC ELIMINATION METHOD

The popular selective harmonic elimination method is also called fundamental switching frequency method which is based on the harmonic elimination theory. The multilevel fundamental switching scheme inherently provides the opportunity to eliminate certain lower order harmonics by varying the times at which certain switches are turned ON and turned OFF. A staircase output voltage waveform is generated by switching ON and OFF the switching devices in the multilevel inverters once during one fundamental cycle. This diminishes the switching losses in the devices. In this method, each switch is turned ON and turned OFF once in a switching cycle and switching angles are usually chosen based on specific harmonic elimination or minimization of THD in the output voltage. Two ways to eliminate lower order harmonics are;

- i) By increasing the switching frequency of SPWM and SVM in case of two level inverters or in multicarrier based phase shift modulation for multilevel inverters.
- ii) By computing the switching angles using SHE techniques.

The first method of eliminating low frequency harmonics is limited by the switching losses and the availability of the voltage steps. SHE techniques comprises the mathematical modelling of output waveform and solving them for switching angles based on the amplitude of the fundamental wave of the

Control circuit, Driven circuit and Power circuit. The control circuit is the controller of the inverter consisting of a PIC microcontroller which generates the appropriate gate pulses for the MOSFET. The control circuit gets an AC source supply for its functioning. The gate pulses which switch the MOSFET on or off are coded in MPLAB software. The Driven circuit is the driver of the inverter consisting of opto isolator TLP250 op-amp to provide amplified signal to MOSFET and regulator to give the required regulated supply. The third section is the Power circuit consisting of power MOSFET, diodes and load. The gate pulses is given to the gate terminal of the respective MOSFET through the opto isolator. The switching of the respective MOSFET is done by

output voltage, the order and number of the eliminated harmonics.

Thus, the lower order harmonics are either eliminated or minimised while the higher order harmonics are filtered out in selective harmonic elimination method. Multilevel inverter can produce a quarter wave symmetric stepped voltage waveform synthesized from several DC voltages




Fig.5. Stepped voltage waveform of multilevel inverter

By applying Fourier series analysis, the output voltage can be expressed as

$$V(\omega) = \frac{4}{n\pi} \sum_h [V_1 \cos(n\theta_1) + V_2 \cos(n\theta_2) + \dots + V_h \cos(n\theta_h)] \sin(n\omega t)$$

where,  $n = 1, 3, 5, \dots$

'h' is the number of DC sources and  $V_1, V_2, \dots, V_h$  are the level of DC voltages. The switching angles must satisfy the condition  $0 < \theta_1 < \theta_2 < \dots < \theta_s < (\pi/2)$ . However, if the switching angles do not satisfy the condition, this method no longer exists. To minimize harmonic distortion and to achieve adjustable amplitude of the fundamental component, upto h-1 harmonic contents can be removed from the voltage waveform. In general, the most significant low frequency harmonics are chosen for elimination by properly selecting the triggering or switching angles and high frequency harmonic components can be readily removed by using additional filter circuits.

### III. CASCADED H-BRIDGE INVERTER

Fig.6. Single-phase structure of a multilevel cascaded H-bridges inverter

A single-phase structure of an m-level cascaded inverter is illustrated in Figure.6. Each separate dc source (SDCS) is connected to a single-phase full-bridge, or H-bridge, inverter. Each inverter level can generate three different voltage outputs,  $+V_{dc}$ , 0, and  $-V_{dc}$  by connecting the dc source to the ac output by different combinations of the four switches,  $S_1, S_2, S_3,$  and  $S_4$ . To obtain  $+V_{dc}$ , switches  $S_1$  and  $S_4$  are turned on, whereas  $-V_{dc}$  can be obtained by turning on switches  $S_2$  and  $S_3$ . By turning on  $S_1$  and  $S_2$  or  $S_3$  and  $S_4$ , the output voltage is 0. The ac outputs of each of the different full-bridge inverter levels are connected in series such that the synthesized voltage waveform is the sum of the inverter outputs. The number of output phase voltage levels m in a cascade inverter is defined by  $m = 2s+1$ , where s is the number of separate dc sources.

The phase voltage  $v_{an} = v_{a1} + v_{a2} + v_{a3} + v_{a4} + v_{a5}$ . For a stepped waveform such as the one depicted in Figure with s steps, the Fourier Transform for this waveform follows

$$V(\omega) = \frac{4V_{dc}}{\pi} \sum_n [\cos(n\theta_1) + \cos(n\theta_2) + \dots + \cos(n\theta_s)] \frac{\sin(n\omega t)}{n}, \text{ where } n = 1, 3, 5, 7, \dots$$



The magnitudes of the Fourier coefficients when normalized with respect to  $V_{dc}$  are as follows:

The conducting angles,  $\theta_1, \theta_2, \dots, \theta_s$ , can be chosen such that the voltage total harmonic distortion is a minimum. Generally, these angles are chosen so that predominant lower frequency

$$H(n) = \frac{4}{\pi n} [\cos(n\theta_1) + \cos(n\theta_2) + \dots + \cos(n\theta_s)], \text{ where } n = 1, 3, 5, 7, \dots$$

harmonics, 5<sup>th</sup>, 7<sup>th</sup>, 11<sup>th</sup>, and 13<sup>th</sup>, harmonics are eliminated. Multilevel cascaded inverters have been proposed for such applications as static var generation, an interface with renewable energy sources, and for battery-based applications. Three-phase cascaded inverters can be connected in wye, as shown in Figure, or in delta. Peng has demonstrated a prototype multilevel cascaded static var generator connected in parallel with the electrical system that could supply or draw reactive current from an electrical system




Fig.7. Simulink model for cascaded H-bridge

The simulation model is shown in the fig.7. for H-bridge. The implementation of cascaded H-bridge Multilevel inverter in MATLAB software is done. In this model GTO with RC

Fig.9. Output waveform for the line voltage


Fig.8. Output waveform for the phase voltage

snubber circuit is used as switching device. For each phase four separate DC source is used. The output phase voltages and line voltages are measured on corresponding scopes.

#### IV HYBRID TOPOLOGY

##### A. Power Circuit

The proposed hybrid topology is made by a traditional three-phase, three-level NPC inverter, connected with a single phase H-bridge inverter in series with each output phase [23]–[25]. The power circuit is illustrated in Fig. , with only the H-bridge of phase a shown in detail. To make sure as an inverter, the DC source for the NPC converter is provided by two series connected diode bridge rectifiers, connected in a twelve-pulse configuration. The H-bridge DC-links are not connected to an external DC power supply, and they consist only of floating capacitors kept at a constant voltage by the control strategy. The implemented converter, shown in Fig., can be analyzed from two different points of view. The first interpretation is as a single hybrid multilevel inverter with a nine level phase voltage, obtained by the cascade connection of a three level NPC leg and an H-bridge per-phase. The second interpretation is as an NPC converter with a series active filter that compensates for the harmonic content produced by the low switching NPC stage







Fig. 10. Hybrid topology power circuit.

The connection of the series H-bridge results in more levels being added on the output voltage waveform of the converter  $v_{aN}$ . In particular, if the value of  $V_H$  is smaller than  $V_{dc}/4$ , no redundant switching states are created and the output voltage waveform of the converter will have the maximum number of levels (nine), generating similar waveforms to those achieved by cascade H-bridge inverters with unequal dc sources [1], [31]. The increased number of output levels leads to a reduction in both the magnitude of voltage and the output voltage waveform and the harmonic content of the overall

output voltage  $v_{aN}$ , enhancing the power quality of the hybrid converter. There is one solution to make  $V_H$  equal to a sixth of the NPC total dc-link voltage, i.e.  $V_H = V_{dc}/6$ , so that equally spaced output voltage levels would be created. We know that the NPC converter is modulated using the synchronous SHE method, the H-bridge should be modulated to compensate for the distortion created by the modulation of the NPC. This is done at a higher frequency using carrier based unipolar PWM. When deciding the value for the dc-link voltage of the H-bridges  $V_H$ , a sufficiently large value should be selected to obtain appropriate compensation of the remaining distortion, while at the same time the value of  $V_H$  should be kept as low as possible in order to minimize the additional switching losses.




Fig.11. Simulink model for Hybrid topology

Figure 11 presents simulation results for the hybrid topology and control. It consists a combination of the 3 level NPC inverter and H-bridge inverter. The resulting waveform of this simulation model is shown in fig 12.

In comparison to the previous results, the full hybrid topology results are shown in Fig. 12.a) shows the three-level NPC output voltage,  $v_{a0N}$ , generated under the same conditions, while Fig. 12.b) shows the output voltage of the respective H-Bridge  $v_{aa0}$  with the higher switching frequency compared with the NPC output. Some distortion can be created due to

the semiconductors drop, which will not be consider for higher voltage applications. The H-Bridge DC-link voltage is shown in Fig. 12.c), which is controlled to be the desired voltage of  $V_H = 0.167 V_{dc}$ . Also, it can be noted that in Fig. 12. e) that 33 different voltage levels are applied to the load voltage, causing less distortion in the output inverter waveforms than in the NPC output waveforms of Fig. . This is seen clearly in the current waveform in Fig. 12.f), with a highly sinusoidal shape compared with the output current waveform without the H-Bridges harmonic compensation. is clear that current waveform improvement has been achieved with the hybrid inverter. Hence, comparing the results of Fig.3. with those of Fig.9., it is clear that current waveform improvement has been achieved with the hybrid inverter.




Fig.12-a) NPC output voltage b) H-bridge output voltage c)H-bridge dc-link voltage d) Inverter output voltage e) load output voltage f) output current

For this analysis, simulated data is used to overcome inaccuracies, caused by use of a low voltage prototype, in



particularly the effect of semiconductor drop. For the NPC converter, as expected, the spectrogram does not show the lower order harmonics. However it does have more than 7% of the 17th and 19th harmonics and significant amplitude in higher order harmonics, resulting in a current THD of 12.9%. On the other hand, the operation of the hybrid converter shows almost a complete elimination of these characteristic harmonics, resulting in a current THD of 2.4%.

Fig.12 shows the controlled DC-link voltage of the H-bridge and the current waveform improvement for hybrid inverter. In comparison to previous results, the full bridge topology results are shown in fig above. Fig.12. a) shows the three level NPC output voltage  $V_{an}$ , generated under the same condition, while fig.12. b) shows the output voltage of the respective H-Bridge.

## V.CONCLUSION

This paper presents the Hybrid multilevel inverter consisting of 3 level NPC and H-bridge multilevel inverter. The H-bridge is added only as a series active filter it does not have any role in increasing power rating of the converter. The main purpose of this is to improve the power quality of the NPC bridge which have a relatively low switching frequency. By this method we got superior closed loop control. By using hybrid multilevel inverter the change in output voltage is considerably reduces and distortion in output waveform is reduces considerably and hence this method is superior.

## REFERENCES

- [1] J. Rodríguez, S. Bernet, B. Wu, J. Pontt and S. Kouro, "Multi-level voltage-source-converter topologies for industrial medium-voltage drives," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 2930–2945, Dec. 2007.
- [2] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. Franquelo, B. Wu, J. Rodríguez, M. Pérez and J. Leon, "Recent Advances and Industrial Applications of Multilevel Converters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2553–2580, Aug. 2010.
- [3] J.S. Lai and F.Z. Peng, "Multilevel converters-A new breed of power converters," *IEEE Trans. Ind. Appl.*, vol. 32, no. 2, pp. 509–517, May/June. 1996.
- [4] T. Meynard and H. Foch, "Multi-level choppers for high voltage applications," *Eur. Power Electron. J.*, vol. 2, no. 1, pp. 45–50, Mar. 1992.
- [5] T. Meynard, H. Foch, P. Thomas, J. Courault, R. Jakob and M. Nahrstaedt, "Multicell converters: Basic concepts and industry applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 5, pp. 955–964, Oct. 2002.
- [6] M. Marchesoni, M. Mazzucchelli and S. Tenconi, "A non conventional power converter for plasma stabilization," *IEEE Trans. Power Electron.*, vol. 5, no. 2, pp. 212–219, Apr. 1990.
- [7] P. Hammond, "A new approach to enhance power quality for medium voltage AC drives," *IEEE Trans. Ind. Appl.*, vol. 33, pp. 202–208, Jan./Feb. 1997.
- [8] J. Rodríguez, J. Pontt, G. Alzamora, N. Becker, O. Eienkel and A. Weinstein, "Novel 20 mw downhill conveyor system using three-level converters," *IEEE Trans. Ind. Electron.*, vol. 49, no. 5, pp. 1093–1100, Oct. 2002.
- [9] A. Yazdani and R. Iravani, "A neutral point clamped converter system for direct drive in variable speed wind power unit," *IEEE Trans. Energy Conversion*, vol. 21, pp. 596–607, Jun. 2006.
- [10] J. Pou, R. Pindado and D. Boroyevich, "Voltage-balance limits in four-level diode-clamped converters with passive front ends," *IEEE Trans. Ind. Electron.*, vol. 52, no. 1, pp. 190–196, Feb. 2005.
- [11] G. Sinha and T. Lipo, "A four-level inverter based drive with a passive front end," *IEEE Trans. Power Electron.*, vol. 15, no. 2, pp. 285–294, Mar. 2000.
- [12] S. Busquets-Monge, S. Alepuz, J. Rocabert and J. Bordonau, "Pulsewidth modulations for the comprehensive capacitor voltage balance of N-level three-leg diode-clamped converters," *IEEE Trans. Power Electron.*, vol. 24, no. 5, pp. 1364–1375, May 2009.
- [13] N. Hatti, Y. Kondo and H. Akagi, "Five-level diode-clamped pwm converters connected back-to-back for motor drives," *IEEE Trans. Ind. Appl.*, vol. 44, no. 4, pp. 1268–1276, Jul.-Aug. 2008.
- [14] C. Rech and J. R. Pinheiro, "Impact of hybrid multilevel modulation strategies on input and output harmonic performances," *IEEE Trans. Power Electron.*, vol. 22, pp. 967–977, May 2007.
- [15] M. D. Manjrekar, P. K. Steimer and T. A. Lipo, "Hybrid multilevel power conversion system: a competitive solution for high-power applications," *IEEE Trans. Ind. Appl.*, vol. 36, no. 3, pp. 834–841, May/June. 2000.
- [16] S. Song, F. Kang and S.-J. Park, "Cascaded Multilevel Inverter Employing Three-Phase Transformers and Single DC Input," *IEEE Trans. Ind. Electron.*, vol. 56, no. 6, pp. 2005–2014, Jun. 2009.
- [17] F. Z. Peng, J.-S. Lai, J. W. McKeever and J. Van Coevering, "A multilevel voltage-source inverter with separate DC sources for static VAR generation," *IEEE Trans. Ind. Appl.*, vol. 32, no. 5, pp. 1130–1138, Sept./Oct. 1996.
- [18] Q. Song, W. Liu and Z. Yuan, "Multilevel optimal modulation and dynamic control strategies for STATCOMs using cascaded multilevel inverters," *IEEE Trans. Power Delivery*, vol. 22, no. 3, pp. 1937–1946, Jul. 2007.





- [19] G.-J. Su, "Multilevel DC-Link Inverter," IEEE Trans. Ind. Appl., vol. 41, no. 3, pp. 848–854, May/Jun. 2005.
- [20] P. Lezana and J. Rodr'iguez, "Mixed Multicell Cascaded Multilevel Inverter," in Proc. IEEE ISIE, 2007, pp. 509–514.
- [21] D. Ruiz, R. Ramos, S. Mussa and M. Heldwein, "Symmetrical Hybrid Multilevel DC-AC Converters With Reduced Number of Insulated DC Supplies," IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2307–2314, Jul. 2010.
- [22] F. Kieferndorf, M. Basler, L. A. Serpa, J.-H. Fabian, A. Coccia and G. A. Scheuer, "A new medium voltage drive system based on ANPC-5L technology," in Proc. IEEE-ICIT, 2010, pp. 605–611.
- [23] M. Veenstra and A. Rufer, "Control of a hybrid asymmetric multilevel inverter for competitive medium-voltage industrial drives," IEEE Trans. Ind. Appl., vol. 41, no. 2, pp. 655–664, Mar./Apr. 2005.
- [24] P. Steimer and M. Manjrekar, "Practical medium voltage converter topologies for high power applications," in Conf. Rec. IEEE IAS Annu. Meeting, 2001, pp. 1723 – 1730.
- [25] T. Gopalarathnam, M. Manjrekar and P. Steimer, "Investigations on a unified controller for a practical hybrid multilevel power converter," in Proc. IEEE APEC, 2002, pp. 1024 –1030.
- [26] C. Silva, P. Kouro, J. Soto and P. Lezana, "Control of an hybrid multilevel inverter for current waveform improvement" in Proc. IEEE ISIE, 2008, pp. 2329–2335.
- [27] S. Bernet, R. Teichmann, A. Zuckerberger and P. Steimer, "Comparison of high-power igbt's and hard-driven gto's for high-power inverters," IEEE Trans. Ind. Appl., vol. 35, no. 2, pp. 487–495, Mar./Apr. 1999.
- [28] J. Holtz and N. Oikonomou, "Estimation of the fundamental current in low-switching-frequency high dynamic medium-voltage drives," IEEE Trans. Ind. Appl., vol. 44, no. 5, pp. 1597–1605, Sept./Oct. 2008.
- [29] B. Wu, High-Power Converters and AC Drives. Wiley-IEEE Press, 2006.
- [30] L. Cordova, C. Silva and P. Lezana, "Hybrid multilevel inverter drive with synchronous modulation and current waveform improvement," in Proc. IEEE IEMDC, 2009, pp: 158-164.
- [31] C. Rech and J. R. Pinheiro, "Hybrid multilevel converters: Unified analysis and design considerations," IEEE Trans. Ind. Electron., vol. 54, no. 2, pp. 1092–1104, Apr. 2007.
- [32] Technical Information – IGBT Module FZ1200R17HP4, Infineon, <http://www.infineon.com/>, 2010.
- [33] Data Sheet – Reverse Conducting IGCT 5SHX 14H4510, ABB Semiconductors, [www.abb.com/semiconductors](http://www.abb.com/semiconductors), Lenzburg, Switzerland, 2007.
- [34] T. Salzmann, G. Kratz and C. Daubler, "High-power drive system with advanced power circuitry and improved digital control," IEEE Trans. on Ind. Appl., vol. 29, no. 1, pp. 168–174, Jan./Feb. 1993.
- [35] J. Holtz and N. Oikonomou, "Synchronous optimal pulsewidth modulation and stator flux trajectory control for medium-voltage drives," IEEE Trans. Ind. Appl., vol. 43, no. 2, pp. 600–608, Mar./Apr. 2007.