

e-ISSN: 2348-6848 p-ISSN: 2348-795X Volume 05 Issue 12 April 2018

# 3-Ph 3-Level Zvs Dc-Dc Converter

JERRI POTHU NAGARJUNA, M.Tech scholar Sai Tirumala NVR Engineering college, Guntur, India

VENKATESWARAREDDY.G Asst.Professor, Sai Tirumala Nvr Engineering College, Guntur, India

Abstract—This paper proposes development of soft switching scheme for three phase three level DC-DC converter for different duty cycles to achieve ZVS for all switches. The ZVS is achieved with output inductor and leakage inductor of transformer. This paper describes the main operational modes of proposed converter for different duty cycle and simulation results are observed and compare the switching losses of proposed converter with and without ZVS.

KEYWORDS—Zero Voltage Switching (ZVS), Three Phase Three Level (TPTL),DC-DC converter ,Pulse width modulation ,Duty cycle ,Soft switching.

#### I. INTRODUCTION

In high voltage high power applications the ordinary converters exists many problems like stress on switches, switching losses, EMI etc .... These problems can be eliminated by using ZVS and ZCS converters. In ZVS, the switches are turned on and off at zero voltages and in ZCS, the switches are turned on and off at zero currents. As a result power reduces almost to a least value, by which the stress on the switches can be reduced .Full-bridge dc/dc converters have been widely used in medium to high power applications to further reduce the stress on switches for high power application TPTL was proposed. With three phase architecture the converter has the superior features including lower current rating of switches reducing input output current ripple allowing small size filter requirement. Although predominant characteristics exist in TPTL soft switching has not been achieved which limits the switching frequency and power loss. The use of Asymmetrical duty cycle in the three phase three level dc/dc converter was proposed in order to achieve ZVS commutation over a wide load range.

Fig. 1 shows the circuit configuration of TPTL converter in which, a three-phase transformer with  $\Delta$ -Y connection is employed for the smaller turns ratios and transformer VA rating . As shown, Lra, Lrb and Lrc are the additional resonant inductances to widen the ZVS commutation load range. Llka, Llkb, and Llkc are the equivalent primary leakage inductances of each phase. Df1 and Df2 are freewheeling diodes. Css is the flying capacitor, which is in favor of decoupling the switching transition of Q1,Q3,Q4, and Q6 . DR1 - DR6 are rectifier diodes. The output filter is composed of Lf and Cf, and RLd is the load. Fig. 2 shows the control strategy of proposed converter. To realize the softswitching for switches, the original interleaved switches should be designed in a complementary manner, and a short delay time td is necessary to be introduced between the two complementary switches to provide an interval for the ZVS commutation, which is similar to the control strategy of asymmetrical half-bridge converter .Accordingly, the duty cycles of Q1,Q3, and Q5 are served to regulate the output voltage, while the drive signals of Q4,Q6, and Q2 are complementary to that of the 01.03, and 05, respectively



## II. PROPOSED TPTL DC/DC CONVERTER FOR DIFFERENT DUTY CYCLES



Fig. 1. Topology configuration of TPTL dc/dc converter.



Fig. 2. Asymmetrical duty cycle control.

## **III. OPERATION OF PROPOSED TPTL CONVERTER**

This section will analyze the operation principles of the TPTL converter under the modified control scheme. The following assumptions are made for the simplicity before the analysis:

1) all power devices and diodes are ideal;

2) all capacitors and inductances are ideal;

3) the output filter inductance is large enough to be treated as a constant current source during a switching period; its value equals to output current

4) the inductances of each phase are identical, i.e.,

Llka=Llkb= Llkc= Llk, Lra= Lrb= Lrc= Lr;

5) C1 = C2 = C3 = C4 = C5 = C6 = Cp.

Fig. 3 shows the key waveforms of the TPTL converter with asymmetrical duty cycle control, as seen, the operation of the TPTL converter can be classified by different modes, according to the duty cycle range and the load current. The corresponding operation modes are defined as the small duty cycle mode (SDCM), and the large duty cycle mode (LDCM), respectively,



Fig. 3. Key waveforms of the TPTL converter with asymmetrical duty cycle control with SDCM.



e-ISSN: 2348-6848 p-ISSN: 2348-795X Volume 05 Issue 12 April 2018

The basic equations of the voltages and currents of the transformer are listed as follows:

$$VAB + VBC + VCA = 0$$
(1)  

$$isa + isb + isc = 0$$
(2)  

$$\frac{dia}{dt} = \frac{k(disa)}{dt} = \frac{vLlka}{Llk}, \frac{dipb}{dt} = \frac{k(disb)}{dt}$$
(3.3)

Where k represents the secondary-to-primary turns ratios of the transformer. The voltage across the leakage inductance of transformer can be derived from (3.2) and (3.3) and is given as follows

$$V_{Llka} + V_{Llkb} + V_{Llkc} = 0 \tag{3.4}$$

#### **Operational mode 1:** $t_0 \le t \le t_1$



Fig 3.4.4 Operation mode1 of the proposed converter

Fig.3.4.4 Shows $Q_{1,}Q_{2,}Q_{6}$ , and  $D_{f^{2}}$  are conducting at the primary side, and  $D_{R1}$  and DR6 are conducting at the secondary side.  $V_{AB} = V_{in} / 2$ ,  $V_{BC} = 0$ , and  $V_{CA} = -V_{in} / 2$ . From (3.1), (3.2), (3.4), and other constraints between voltages and currents of transformers, the following expressions can be obtained.

$$Vpa = \frac{Vin}{2}, Vpb = 0, Vpc = -\frac{Vin}{2}$$

$$Vrect = Vsa - Vsc. k. Vin$$
(3.5)
(3.6)

Where  $V_{pi}$  and  $V_{si}$  are the primary voltage and secondary voltage of transformers, *I* represents the subscripts *a*, *b*, and *c*.



Available at <a href="https://edupediapublications.org/journals">https://edupediapublications.org/journals</a>

**Operational Mode 2:**  $t_1 \le t < t_2$ 



Fig 3.4.5 Operation mode2 of the proposed converter

Fig.3.4.5 shows at  $t_0$ ,  $Q_1$  is turned off, the line current  $i_A$  charges  $C_1$  and discharges  $C_4$  linearly, and the rectified voltage decreases. As  $C_1$  limits the rising rate of the voltage across  $Q_1, Q_1$  is zero-voltage turn-off. The voltages across  $C_1$  and  $C_4$  are

$$Vc1(t) = \frac{1}{cp}kIo(t-to)$$
(3.7)

$$Vc4(t) = \frac{Vin}{2} - \left(\frac{1}{cp}k.\,Io(t-to)\right) \tag{3.8}$$

At  $t_1$ ,  $v_{C1}$  rises to  $V_{IN/2}$ , and  $V_{C4}$  decays to zero; therefore, D4 conducts naturally, and Vrect decreases to zero.

## **Operation Mode 3:** $t_2 \le t < t_3$



Fig 3.4.6 Operation mode3 of the proposed converter

Fig.3.4.6 Shows after C1 is fully charged, the current flowing through C1 transfers to Css and begins to charge Css. The voltage across Css will increase and block  $Df^2$  to be off. During this stage, VAB= VBC= VCA= 0. D4 conduct



sand clamps the voltage across *Q*4 at zero, so *Q*4 can be turned on at zero-voltage condition. *DR*1 and *DR*6 conduct, and *V*rect is still zero.

#### **Operation Mode 4:** $t_3 \le t < t_4$



Fig 3.4.7 Operation mode4of the proposed converter

Fig.3.4.7 shows at  $t_2$ ,  $Q_6$  is zero-voltage turned-off and  $V_{AB}$  increases reversely. If  $v_{pa}$  keeps constant, the polarity of the voltage applied on  $L_{lka}$  will be non-associated with the current flowing through  $L_{lka}$ ; as a result,  $i_{pa}$  will decrease and cannot provide the load current, then  $D_{R3}$  begins to conduct, and the current commutation between  $D_{R1}$  and  $D_{R3}$  occurs. In the primary stage,  $C_3$  and  $C_6$  resonate with the leakage inductances and the resonant inductances, and the following expressions will be obtained.

$$Vc6(t) = \frac{1}{2} k.lo.Zr.sin [\omega r (t-t_2)]$$
 (3.10)

$$i_{A(t)} = \frac{3}{2}k.Io + \frac{1}{2}k.Io\cos[\omega r(t - t2)]$$
 (3.11)

During this stage,  $V_{\text{rect}}$  remains at zero. When  $V_{c3}$  decays to zero,  $D_3$  conducts naturally.



#### **Operational Mode 5:** $t_4 \le t < t_5$



Fig 3.4.8 Operation mode5of the proposed converter

Fig.3.4.8 Shows As $D_3$  is conducting, the voltage across  $Q_3$  is clamped at zero; therefore,  $Q_3$  is turned on at zerovoltage condition. During this stage,  $Q_2,Q_3$ , and  $Q_4$  conduct in the primary stage,  $V_{AB}$ =  $-V_{in}$  /2,  $V_{BC}$ =  $V_{in}$  /2, and  $V_{CA}$ = 0.  $D_{RL},D_{R3}$ , and DR6 conduct in the secondary stage, and  $V_{rect}$ = 0. From (3.1), (3.2), (3.4), and other constraints between voltages and currents of transformers, the expressions of the phase currents are given in (3.14)–(3.16)

$$i_{pa(t)} = i_{pa(t3)} - \frac{Vin}{2Lp} \cdot (t - t3)$$
 (3.12)

$$i_{pb(t)} = i_{pb(t3)} + \frac{Vin}{2Lp} (t - t3)$$
 (3.13)

$$i_{pc(t)} = kI_0$$
 (3.14)

Therefore, the line currents can be obtained from (3.14) to (3.16)

$$i_{A(t)} = i_{A(t3)} - \frac{Vin}{2Lp} (t - t3)$$
 (3.15)

At the secondary stage,  $I_{sa}$  flows through  $D_{R1}$  and decreases with *ipa* from (3.12). When *Isa* decreases to zero,  $D_{R1}$  turns off and  $D_{R2}$  conducts. It should be noted that the rectified voltage is lost during the interval  $t_{34}$ , compared with the primary line voltage. Therefore, the duty cycle loss in SDCM is defined as

$$Dloss1 = \frac{t34}{\frac{Ts}{3}} = \frac{6k.\text{lo.Lp}}{\text{Vin.Ts}}$$
(3.16)

Where *Ts* is the switching period.

#### **Operational Mode 6:** $t_5 \le t < t_6$

Fig.3.4.9 Shows During this stage,  $V_{AB}$ =- $V_{in/2}$ ,  $V_{BC}$ =  $V_{in/2}$ ,  $V_{CA}$ = 0. $I_{sc}$ flows through  $D_{R6}$ ,  $i_{sc}$  and decreases with  $i_{pc}$ . When  $i_{sc}$  decreases to zero,  $D_{R6}$  turns off, the primary and secondary currents of transformer  $T_{rc}$  are both zero. The time interval of this stage is given by

$$t45 = \frac{4k.lo.Lp}{Vin} \tag{3.17}$$





#### Fig 3.4.9 Operation mode6 of the proposed converter







Fig.3.4.10 Shows $Q_2, Q_3$ , and  $Q_4$  conduct at the primary side, while  $D_{R2}$  and  $D_{R3}$  conduct at the secondary side, and the rectified voltage is kVin, which is similar to the stage1.

#### IV. SIMULATION RESULTS FOR THREE PHASE THREE LEVEL DC/DC CONVERTER

In fig.5 Simulink model of a 200V/16V DC-DC converter has been proposed .In fig.6.output waveforms of the proposed converter is shown. In the proposed converter there is total six switches out of it Q1,Q3,Q5 are given with same duty cycle and Q2,Q4,Q6 are same having same duty cycle. Though the switches have same duty cycle all the switches not on for the same time In the proposed converter there are total six switches in which all are under goes soft switching for different duty cycles Fig.7 & Fig.8 shows the simulation results for D=20%.





Fig.5.Simulink diagram of Three phase Three-Level DC-DC converter.

As the duty cycle increases the output voltage will increases is shown in Table 1 . In which the output voltage will increases form D=20% to 46% and efficiency also increases.Fig6 represents output waveforms of the converter and three phase output voltage also observed in which all the phases are shifted by 120°.Fig7 represents soft switching of the proposed converter for Q1 and Q4 switches .Which is also same for Q2,Q3,Q5,Q6.Fig.7a shows voltage across Q1,fig 7b.shows the ZVS for Q1 from off to on &fig7c shows on to off of Q1 under the ZVS .Fig8a. shows voltage across Q4,fig 8b.shows the ZVS for Q4 from off to on &fig 8c.shows on to off of Q4 under the ZVS.Fig9 shows graph between efficiency and load current at duty cycle D=20%,which will also represents the efficiency is high for with soft switching.





## **International Journal of Research**

Available at <u>https://edupediapublications.org/journals</u>

e-ISSN: 2348-6848 p-ISSN: 2348-795X Volume 05 Issue 12 April 2018



Fig 6 output waveform

Simulation results for Duty cycle 20% Voltage across Q1  $\,$ 





## **International Journal of Research**

Available at <u>https://edupediapublications.org/journals</u>

e-ISSN: 2348-6848 p-ISSN: 2348-795X Volume 05 Issue 12 April 2018





Fig.4.2.3.shows voltage across switch Q4 and ZVS is observed across switch Q4.In fig.4.2.3 (b) shows zvs for turn off to on and fig.4.2.3(c) shows zvs during on to off. ZVS is also observed in switches  $Q_{2},Q_{6}$ .

## **4.2.1. SDCM with soft switching scheme (D=15%)**

Load	Input	Output power	Per switch	Efficiency (%)
current(Amps)	power(watts)	(watts)	power	
			loss(watts)	
15.79	218.4	49.24	37.64	51.78
13.76	206.9	61.25	53.1	64.67
12.44	223.2	115.6	99.42	69.81
11.38	233.3	150.9	47.48	71.45
10.43	238.5	166.5	44.94	81.87



Fig.9 Load current Vs Efficiency at D=20%

## **V. CONCLUSION**

Soft switching scheme is achieved in each and every switch. Voltage stress across each switch was reduced. By increasing the voltage levels the size of the filter elements may also reduced. The switching losses in the proposed converter are

reduced. The proposed control scheme features the following characteristics: A. Compared with the hard switching technique the losses in switches predominately reduced B. The input capacitors can realize automatic and inherent voltage balancing, which ensures that all the



switches sustain only onehalf of the input voltage. C. The TPTL converter will operate in different duty cycles.

#### REFERENCES

[1] F. Liu, G. Hu, and X. Ruan, "Three-phase three-level DC/DC converter for high input voltage and high-power applications-adopting symmetrical duty cycle control," IEEE Trans. Power Electron ., vol. 29, no. 1, pp. 56– 65, Jan. 2014.

[2] D. V. Ghodke, K. Chatterjee, and B. G. Fernandes, "Modified soft switched three-phase three-level DC–DC converter for high-power applications having extended duty cycle range," IEEE Trans. Ind. Electron.,vol. 59, no. 9, pp. 3362–3372, Sep. 2012

[3] D. V. Ghodke, K. Chatterjee, and B. G. Fernandes, "Threephase three level, soft switched, phase shifted PWM dc-dc converter for high power applications," IEEE Trans. Power Electron ., vol. 23, no. 3, pp. 1214–1227, May 2008

[4] J. Jacobs, A. Averberg, and R. De Doncker, "A novel threephase DC/DC converter for high-power applications," in Proc. IEEE Power Electron.Spec. Conf., 2004, pp. 1861–1867. [5] H. Cha and P. Enjeti, "A novel three-phase high power current-fed DC/DC converter with active clamp for fuel cells," in Proc. IEEE Power Electron. Spec. Conf., 2007, pp. 2485–2489.

[6] A. K. S. Bhat and R. L. Zheng, "A three-phase seriesparallel resonant converter-analysis, design, simulation, and experimental results," IEEETrans. Ind . Appl ., vol. 32, no. 4, pp. 951–960, Jul./Aug. 1996.

[7] . R. W. De Doncker, D. M. Divan, and M. H. Kheraluwala, "A three phase soft-switched high-power-density DC/DC converter for high-power applications,"IEEE Trans. Ind. Appl., vol. 27, no. 1, pp. 63–73, Jan./Feb.1991.

[8]. P. D. Ziogas, A. R. Prasad, and S. Manias, "Analysis and design of a three phase off-line DC/DC converter with high frequency isolation," in Proc. IEEE Ind. Appl. Soc. Annu. Meeting, 1988, pp.813–820

[9] H. Kim, C. Yoon, and S. Choi, "A three-phase DC–DC converter for fuel cell applications," in Proc. IEEE PowerElectron.Spec.Conf.,2008,pp.1290–129