

# Design of a Power Optimal Reversible FIR Filter for Speech Signal Processing

Vemu Harini & Pallamti Sri Naga Lakshmi

<sup>1</sup> Assistant professor

Department of ECE,

Eluru College of Engineering & Tech,  
Duggirala(m), West Godavari, AP, India

[harinivemu@gmail.com](mailto:harinivemu@gmail.com)

<sup>2</sup> M.Tech scholar

Department of ECE,

Eluru College of Engineering & Tech,  
Duggirala(m), West Godavari, AP, India

[lakshmi.pallamti@gmail.com](mailto:lakshmi.pallamti@gmail.com)

**Abstract**— In this paper, an efficient architecture of FIR filter structure is presented. For achieving low power, reversible logic mode of operation is implemented in the design. Area overhead is the tradeoff in the proposed design. From the synthesis results, the proposed low power FIR filter architecture offers power saving when compared to the conventional design.

## I INTRODUCTION

Digital Signal Processing is used in wide range of applications such as radio, television, video etc. Its main basic tool Finite Impulse Response (FIR) digital filters. The filtering requires arithmetic operations. The adder and multiplier module consume much circuit area and power. The complexity of the filter is mainly because of the multiplication operation in FIR filter. For low power design input bit width of the module is quite important. The adders, Wallace, dadda multipliers are applied for filters to eliminate power consumption due to unwanted data transitions. In they presented a multipliers technique, based on add and shift method and common sub expression elimination for low area, low power and high-speed implementation of FIR filters. Finite impulse response filters are widely used in various DSP applications. The general FIR filter can be expressed as the following equation:

$$y(n) = \sum_{k=0}^{N-1} c_k x(n-k) \quad (1)$$

Where N represents the length of the FIR filter, the kth coefficient and  $x(n-k)$  is the input data at time instant n-k. where M is the tap number of the FIR filter,  $c_k$  are the filter coefficients, and  $x(n-k)$  is the input signals. The above equations can also expressed in Z domain as

$$Y(z) = x(z) H(z) \quad (2)$$

Where  $H(z)$  is the transfer function of FIR filter in Z domain and is given by

$$H(z) = \sum_{k=0}^{L-1} h(k) z^{-k} \quad (3)$$

## II EXISTING SYSTEM

### CONVENTIONAL FIR FILTER DESIGN




Figure.1 Direct form FIR Filter structure

In digital signal processing, arithmetic operations like multipliers and adders play a major role. Multiplier occupies a larger area in the FIR Filter. The common multipliers used will be Wallace, dadda multipliers. The adders used for comparison are Ripple Carry Adder, Carry lookahead adder, Carry save adder and Carry select adder. All the combinations of the adder and multipliers are used in the design. Among all the combination the FIR Filter with Carry lookahead adder and Wallace multiplier gives better result when compared to the other combinations.

### A Multipliers:

Multiplication involves 2 basic operations: the generation of the partial product and their accumulation. Therefore, there are two possible ways to speed up the multiplication thereby reducing the complexity, and as a result reduces the time needed to accumulate the partial products. Both solutions can be applied simultaneously. Both the multipliers consists of three stages. In the first stage the partial product matrix is formed. The second stage the obtained partial product matrix is reduced to a height of two. In the third stage the two rows are combined by carry propagating adder structure. Both Wallace and Dadda multipliers are used for reducing the partial products. The partial product are reduced as soon as possible in Wallace multiplier. Dadda multiplier performs the minimum reduction necessary at each level to perform the reduction in the same number of levels as Wallace multiplier. Both the multipliers exhibit similar delay because same number of pseudo adder levels are used to perform the partial product reduction. Wallace multiplier uses smaller carry propagating adder, while Dadda multiplier uses larger carry propagating adder.

### A 1Wallace Multiplier:

In Wallace tree multiplication, for 4bit multiplicand and multiplier there will be 16 partial products. The partial products are formed by using AND gates. A parallel (n,m) counter is a circuit which has n inputs and produces m outputs. A full adder is an implementation of a (3,2) counter which takes 3 inputs and produces 2 outputs. Similarly a half adder is an implementation of a (2,2) counter which takes 2 inputs and produces 2 outputs.. The resulting sum and carry of the full adder and half adder are passed on to the next stage. Finally in the last stage Full adders are used to obtain the product. The height of the matrix in the jth reduction stage, is given by the following recursive equations

$$w_0 = N \quad (4)$$

$$w_{j+1} = 2 \cdot \left\lfloor \frac{w_j}{3} \right\rfloor + w_j \bmod 3 \quad (5)$$

### A 2Dadda Multiplier:

Dadda multipliers are derived from parallel multipliers presented by Wallace in [5]. In the first stage of the dadda multiplier, partial products are formed by using  $N^2$  AND gates. In the second stage, the partial product matrix is reduced to a height of two. Dadda multipliers use a minimal number of (3,2) and (2,2) counters at each level during the compression to achieve the reduction. The reduction procedure for Dadda compression trees is given by the following recursive algorithm

### B Adders:

### B 1 Ripple Carry Adder (RCA)

The basic unit of ripple carry adder is full adder. It can be constructed by connecting full adders in cascaded, with the carry out of the previous 1-bit full adder is given as carry-in to the next 1-bit full adder in the chain. In this cascaded

structure, carry out propagates or ripples through the circuit. Ripple carry adder occupies smaller area on the chip and offers high performance to random input data. The delay of the ripple carry adder depends on the length of the propagation path. Due to this reason, RCA is not suitable for circuits with non-random input operands. In the ripple carry adder, the output is known only after the carry of the previous stage is produced. Thus, the sum of the most significant bit is only available after the carry signal has rippled through the adder from the least significant stage to the most significant stage which is worst case addition.

## B.2 Carry Look-Ahead Adder (CLA)

The major problem associated with ripple carry adder is its delay which increases with number of bits or depends upon the propagation path from least significant bit to most significant bit. In ripple carry, it is required that carry should be passed through all lower bits to compute the sum for higher bits. CLA solves the problem of delay in RCA by calculating the carry signal in advance based on the input signal. Therefore, CLA provides lower delay than RCA at the price of more complex hardware and large area on the chip. Generate and propagate logic is used in the CLA.

## III PROPOSED SYSTEM

### PROPOSED LOW POWER REVERSIBLE LOGIC BASED DESIGN OF FIR FILTER

The proposed method of low power FIR filter design consists of multipliers, delay elements and adders, realized using reversible logic gates. Reversible gates are circuits in which the number of outputs is equal to the number of inputs and there is a one-to-one correspondence between the vector inputs and outputs. It not only helps us to

determine the outputs from the inputs but also helps us uniquely recover the inputs from outputs. The following are the important design constraint

### A REVERSIBLE GATES:

#### a. FREDKIN GATE:

Fredkin gate is a conservative gate (Figure.2). Hamming weight of the input vector is same as the hamming weight of the output vector. It has 3 gate inputs and 3 gate outputs (3\*3). It has a quantum cost\* five. Fredkin gate is used as delay element in the filter design.




Figure.2 Fredkin gate

#### b. PERES GATE:

Peres gate has 3 gate inputs and outputs in case of half adder (Figure.), Peres gate has 4 inputs and 4 outputs (4\*4) in full adder realization (Figure.4). Its quantum cost is five




Figure.3 Peres gate as half adder

#### c.PV GATE:

PV gate has 3 gate inputs and outputs (3\*3)




Figure. 4 PV gate as mux

#### d. TOFFOLI GATE:

Toffoli gate has 3 gate inputs and outputs and it is replaced in the position of AND and XOR gates




Figure. 5 Toffoli gate as AND and XOR gates

### B REVERSIBLE MULTIPLIERS:

The Conventional Wallace tree and dadda multipliers are realized using reversible logic.

#### B.1 Reversible Wallace multiplier

For 4 bit multiplication totally there are 3 stages of partial product reduction. If there are  $p$  rows of partial products, rows are passed to the next stage. These rows are summed using fulladders [(3,2) counters] if there are 3 partial products in 1 column and using half adders[(2,2) counter] if there are 2 partial products in 1 column. The resulting sum and carry of the full adder and half adder are passed on to the next stage. Finally in the last stage Full adders are used to obtain the product. The full adder block is replaced by the Peres full adder. Similarly, half adder block is replaced by Peres half adder block. Figure.6 shows the 4x4 reversible Wallace multiplier.




P – Peres reversible gate as half adder, PFA – Peres reversible gate as full adder

Figure.6 Reversible Wallace multiplier

#### B.2 Reversible Dadda multiplier:

In the Dadda multiplication,[Figure.7] the first stage consists of  $N^2$  AND gates, forming the partial products. The successive reduction levels involves the Peres full adder and Peres half adder blocks leading to the resultant product.



P – Peres reversible gate as half adder, PFA – Peres reversible gate as full adder

Figure.7 Reversible Dadda multiplier

#### C Reversible Adder:

Among the adders discussed in the conventional design, Carry lookahead adder realization in reversible logic gives better result when compared to the Ripple carry adder, Carry select adder and Carry save adder. In the adder blocks, the full adder is replaced by Peres gate. In CLA, the generate and propagate block is replaced by the Peres gate and Toffoli reversible gates, since addition and multiplication operation are present in the corresponding reversible gates. The Figure.10 shows the generate propagate logic (GPL) realization in Carry look ahead adder. The inputs to the GPL are a, b and c and the outputs are p,q,c1.




Figure.8 Generate propagate logic in CLA

## Extension

The Vedic Multiplier and the Reversible Logic Gates has Designed A Vedic multiplier is composed by utilizing Urdhava Triyagbhayam sutra and the snake configuration is finished by utilizing reversible rationale entryway. Reversible rationales are likewise the crucial necessity for the developing field of Quantum processing. By using vedic we can decrease area and delay.


## IV RESULTS

### PROPOSED RESULTS


#### Simulation result:



### SYNTHESIS RESULTS: RTL SCHEMATIC:



### TECHNOLOGY SCHEMATIC:





## DESIGN SUMMARY:

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slices	617	4636	13%
Number of Slice Flip Flops	144	9312	1%
Number of 4 input LUTs	1085	9312	11%
Number of bonded IOBs	98	232	42%
Number of GCLs	1	24	4%

## TIMING REPORT:

Timing Constraints: Default path analysis					
Total number of paths / destination ports: 2700000 / 16					
Delay: 25.328ns (Levels of Logic = 30)					
Source: h3<1> (PAD)					
Destination: y<16> (PAD)					
Data Path: h3<1> to y<16>					
Cell: h3<1> to y<16>	fanout	Gate Delay	Net Delay	Logical Name (Net Name)	
h3<1> to y<16>	38	1.104	1.104	h3_1_IBUF (h3_1_IBUF)	
LUT4:11->0	1	0.612	0.509	m6/m1/x1/m2/m9/c_and00001 (m6/m1/x1/m1/	
LUT4:10->0	2	0.612	0.532	m6/m1/x1/m2/m9/c_and00001 (m6/m1/x1/m1/	
LUT3:10->0	1	0.612	0.340	m6/m1/x1/m2/m9/c_and00001 (m6/m1/x1/m1/	
LUT4:11->0	2	0.612	0.449	m6/m1/x1/m2/m9/c_and00001 (m6/m1/x1/m1/	
LUT3:11->0	2	0.612	0.449	m6/m1/x1/m2/m9/c_and00001 (m6/m1/x1/m1/	
LUT3:11->0	1	0.612	0.000	m6/m1/x1/m2/m9/c_and00001 (m6/m1/x1/m1/	
MUXCY:10->0	0	0.404	0.000	m6/m1/x1/m2/m9/c_and00001 (m6/m1/x1/m1/	
MUXCY:11->0	2	0.608	0.532	m6/m1/x1/m2/m9/c_and00001 (m6/m1/x1/m1/	
LUT4:10->0	1	0.612	0.509	m6/m1/x1/m2/m9/c_and00001 (m6/m1/x1/m1/	
LUT3:10->0	1	0.612	0.000	m6/m1/x1/m2/m9/c_and00001 (m6/m1/x1/m1/	
MUXCY:10->0	1	0.404	0.000	m6/m1/x1/m2/m9/c_and00001 (m6/m1/x1/m1/	
MUXCY:11->0	1	0.032	0.000	m6/m1/x1/m2/m9/c_and00001 (m6/m1/x1/m1/	
MUXCY:11->0	1	0.032	0.000	m6/m1/x1/m2/m9/c_and00001 (m6/m1/x1/m1/	
MUXCY:11->0	1	0.032	0.000	m6/m1/x1/m2/m9/c_and00001 (m6/m1/x1/m1/	


## EXTENSION RESULTS:

## SIMULATION RESULT:


Pinout	Value	16 (Input/Output) pin	16 (Input/Output) pin	16 (Input/Output) pin
h3<1>	0000000000	0000000000	0000000000	0000000000
h3<2>	0000000000	0000000000	0000000000	0000000000
h3<3>	0000000000	0000000000	0000000000	0000000000
h3<4>	0000000000	0000000000	0000000000	0000000000
h3<5>	0000000000	0000000000	0000000000	0000000000
h3<6>	0000000000	0000000000	0000000000	0000000000
h3<7>	0000000000	0000000000	0000000000	0000000000
h3<8>	0000000000	0000000000	0000000000	0000000000
h3<9>	0000000000	0000000000	0000000000	0000000000
h3<10>	0000000000	0000000000	0000000000	0000000000
h3<11>	0000000000	0000000000	0000000000	0000000000
h3<12>	0000000000	0000000000	0000000000	0000000000
h3<13>	0000000000	0000000000	0000000000	0000000000
h3<14>	0000000000	0000000000	0000000000	0000000000
h3<15>	0000000000	0000000000	0000000000	0000000000

## SYNTHESIS RESULTS:

## RTL SCHEMATIC:



## TECHNOLOGY SCHEMATIC:



## DESIGN SUMMARY:

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slices	120	4636	2%
Number of Slice Flip Flops	144	9312	1%
Number of 4 input LUTs	108	9312	1%
Number of bonded IOBs	98	232	42%
Number of MULT9388SDs	12	20	60%
Number of GCLs	1	24	4%

## TIMING REPORT:

Timing constraints: Default path analysis  
Total number of paths / destination ports: 3968 / 26

Delay: 15.27ns (level of logic = 15)  
Sources: h3c0 (H3C)  
Destinations: ycl10 (H3C)

Data Path: h3c0 to ycl10

Cell:port	Source	Delay	Net	Logical Name (Net Name)
H3C0:10->0	2	1.104	0.000	h3_0_100F (h3_0_100F)
H3C0:10:10->0	2	3.231	0.389	m4/z2/H3C0_2 (m4/z2/H3C0_2)
H3C0:10:10->0	2	0.448	0.000	m4/H3C0_result_addm0001_m4d_cyc0 (m4/H3C0_result_addm0001_m4d_cyc0)
H3C0:10:10->0	2	0.778	0.000	m4/H3C0_result_addm0001_m4d_cyc0 (m4/H3C0_result_addm0001_m4d_cyc0)
H3C0:10:10->0	2	0.052	0.000	m4/H3C0_result_addm0001_m4d_cyc0 (m4/H3C0_result_addm0001_m4d_cyc0)
H3C0:10:10->0	2	0.052	0.000	m4/H3C0_result_addm0001_m4d_cyc0 (m4/H3C0_result_addm0001_m4d_cyc0)
H3C0:10:10->0	2	0.052	0.000	m4/H3C0_result_addm0001_m4d_cyc0 (m4/H3C0_result_addm0001_m4d_cyc0)
H3C0:10:10->0	2	0.499	0.000	m4/H3C0_result_addm0001_m4d_cyc0 (m4/H3C0_result_addm0001_m4d_cyc0)
H3C0:10:10->0	2	0.412	0.000	m4/H3C0_result_addm0001_m4d_cyc0 (m4/H3C0_result_addm0001_m4d_cyc0)
H3C0:10:10->0	2	0.499	0.000	m4/H3C0_result_addm0001_m4d_cyc0 (m4/H3C0_result_addm0001_m4d_cyc0)
H3C0:10:10->0	2	0.499	0.426	m4/H3C0_result_addm0001_m4d_cyc0 (m4/H3C0_result_addm0001_m4d_cyc0)
H3C0:10:10->0	2	0.412	0.000	m4/H3C0_result_addm0001_m4d_cyc0 (m4/H3C0_result_addm0001_m4d_cyc0)

## COMPARISON TABLE

SYSTEM	AREA				DELAY(ms)
	SLICES	Flipflops	LUTs	IOBs	
PROPOSED	617	144	1085	98	25.320ms
EXTENSION	120	144	108	98	15.279ms

## V. CONCLUSION

In this paper, low power reversible FIR filter architecture is proposed. In the proposed method the input data samples and filter coefficients are given as input to the multipliers and adders designed using reversible logic gates. The proposed scheme is compared with the FIR filter realized using normal multipliers and adders and the simulation results, shows that the proposed FIR filter designed using reversible Wallace multiplier and carry lookahead adder The

technique can be used in phonetic signal processing system. The proposed work can be extended to adaptive filter.

## REFERENCES

[1] Hunsoo Choo, Khurram Muhammad, and Kaushik Roy, "Two's Complement Computation Sharing Multiplier and Its Applications to High Performance DFE," IEEE Transactions On Signal Processing, Vol. 51, No. 2, Feb. 2003.

[2] Richard Hartley, "Optimization Of Canonic Signed Digit Multipliers For Filter Design," IEEE International Symposium on Circuits and Systems, Vol. 4, Jun 1991.

[3] C.R.Baugh and B.A. Wooley, "A two's complement parallel array multiplication algorithm," IEEE Trans. On Computers, vol.22, pp. 1045-1047, 1973.

[4] K.A.C.Bickerstaff, E.E.Swartzlander Jr., and M.J.Schulte, "Analysis of column compression multipliers," 15th IEEE Symp. On Computer Architecture, pp.33-39, 2001.

[5] C.S.Wallace, "A suggestion for a fast multiplier," IEEE Trans. On Computers, vol. 13, pp. 14-17, 1964.

[6] E.E. Swartzlander Jr., "Merged arithmetic," vol.29, pp. 946-950, 1980.

[7] S. White, "Applications of Distributed Arithmetic to Digital Signal Processing: A Tutorial Review," IEEE ASSP Magazine, July 1989, pp. 4-19.

[8] Keshab K.Parhi, "VLSI Digital Signal Processing," Wiley