

High-Speed Truncated Roba Multiplier for Energy-Efficient Digital Signal Processing

¹PANIGRAHI VENKATA ARUNAKUMAR, ²S. SRI VIDYA

¹M.tech-student, Chaitanya institute of science and technology, Madhavapatnam, East Godavari, Kakinada, A.P, 533005.

²Associate Professor & HOD, Dept. Of ECE, Chaitanya institute of science and technology, Madhavapatnam, East Godavari, Kakinada, A.P, 533005.

ABSTRACT:In this paper, we propose an approximate multiplier that is high speed yet energy efficient. The truncated multiplier, design is implemented by jointly considering the deletion, reduction, truncation, and final addition of PP bits. It is observed that the results of standard parallel multiplier and then compare this result with truncated multiplier which is approximately same. It is analysed that area required for implementation of truncated multiplier reduces to large extent as compare to standard parallel multiplier. The efficiency of the proposed multiplier is evaluated by comparing its performance with those of some approximate and accurate multipliers using different design parameters. Also there is reduction in power dissipation and propagation delay. In this system final truncated multiplier satisfies the precision requirement.

KEY WORDS: Accuracy, high speed, multiplier, truncated multiplier.

I.INTRODUCTION

The energy minimization is one of the main design requirements in almost any electronic systems, especially the portable ones such as smart phones, tablets, and different gadgets. It is highly desired to achieve this minimization with minimal performance (speed) penalty. Digital signal processing (DSP) blocks are key components of these portable devices for realizing various multimedia applications. The computational core of these blocks is the arithmetic logic unit where multiplications have the greatest share among all arithmetic operations performed in these DSP systems. Therefore, improving the speed and power/energy-efficiency characteristics of multipliers plays a key role in improving the efficiency of processors.

Final outputs are either images or videos prepared for human consumptions. This fact enables us to use approximations for improving the speed/energy efficiency.

This originates from the limited perceptual abilities of human beings in observing an image or a video. In addition to the image and video processing applications, there are other areas where the exactness of the arithmetic operations is not critical to the functionality of the system. Being able to use the approximate computing provides the designer with the ability of making trade-offs between the accuracy and the speed as well as power/energy consumption.

Applying the approximation to the arithmetic units can be performed at different design abstraction levels including circuit, logic, and architecture levels, as well as algorithm and software layers. The approximation may be performed using different techniques such as allowing some timing violations (e.g., voltage overscaling or overclocking) and function approximation methods (e.g., modifying the Boolean function of a circuit) or a combination of them. In the category of function approximation methods, a number of approximating arithmetic building blocks, such as adders and multipliers, at different design levels have been suggested.

In this paper, we focus on proposing a high-speed low power/ energy yet approximate multiplier appropriate for error resilient DSP applications. The proposed approximate multiplier, which is also area efficient, is constructed by modifying the conventional multiplication approach at the algorithm level assuming rounded input values. We call this rounding-based approximate (RoBA) multiplier. The proposed multiplication approach is applicable to both signed and unsigned multiplications for which three optimized architectures are presented. The efficiencies of these structures are assessed by comparing the delays, power and energy consumptions, energy-delay products (EDPs), and areas with those of some approximate and accurate (exact) multipliers.

II. EXISTED SYSTEM

The main idea behind the proposed approximate multiplier is to make use of the ease of operation when the numbers are two to the power n ($2n$). To elaborate on the operation of the approximate multiplier, first, let us denote the rounded numbers of the input of A and B by A_r and B_r , respectively. The multiplication of A by B may be rewritten as

$$A \times B = (A_r - A) \times (B_r - B) + A_r \times B + B_r \times A - A_r \times B_r. \quad (1)$$

The key observation is that the multiplications of $A_r \times B_r$, $A_r \times B$, and $B_r \times A$ may be implemented just by the shift operation. The hardware implementation of $(A_r - A) \times (B_r - B)$. However, is rather complex. The weight of this term in the final result, which depends on differences of the exact numbers from their rounded ones, is typically small. Hence, we propose to omit this part from (1), helping simplify the multiplication operation.

Thus, one can perform the multiplication operation using three shift and two addition/subtraction operations. In this

approach, the nearest values for A and B in the form of 2^n should be determined. When the value of A (or B) is equal to the $3 \times 2^{p-2}$ (where p is an arbitrary positive integer larger than one), it has two nearest values in the form of 2^n with equal absolute differences that are 2^p and 2^{p-1} . While both values lead to the same effect on the accuracy of the proposed multiplier, selecting the larger one (except for the case of $p = 2$) leads to a smaller hardware implementation for determining the nearest rounded value, and hence, it is considered in this paper. It originates from the fact that the numbers in the form of $3 \times 2^{p-2}$ are considered as do not care in both rounding up and down simplifying the process, and smaller logic expressions may be achieved if they are used in the rounding up.




Fig. 1. Block diagram for the hardware implementation of the existed multiplier.

The only exception is for three, which in this case, two is considered as its nearest value in the proposed approximate multiplier. It should be noted that contrary to the previous work where the approximate result is smaller than the exact result, the final result calculated by the RoBA multiplier may be either larger or smaller than the exact result depending on the magnitudes of A_r and B_r compared with those of A and B , respectively.

Note that if one of the operands (say A) is smaller than its corresponding rounded value while the other operand (say B) is larger than its corresponding rounded value, then the approximate result will be larger than the exact result. This is due to the fact that, in this case, the multiplication result of $(A_r - A) \times (B_r - B)$ will be

In this truncated multiplier, design is implemented by jointly considering the deletion, reduction, truncation, and final addition of PP bits. It is observed that the results of standard parallel multiplier and then compare this result with truncated multiplier which is approximately same. It is analysed that area required for implementation of truncated multiplier reduces to large extent as compare to standard parallel multiplier. Also there is reduction in power dissipation and propagation delay. In this system final truncated multiplier satisfies the precision requirement.

VI. REFERENCES

- [1] Manuel de la Guia Solaz, Richard Conway and Wei Han, "A Flexible Low Power DSP With a Programmable Truncated Multiplier" IEEE transactions on circuits and systems—I :regular papers, vol. 59, no. 11, November 2012
- [2] M. Schulte, J. Stine, and J. Jansen, "Reduced power dissipation through truncated multiplication," in Proc. IEEE Alessandro Volta Memorial Workshop Low-Power Design, 1999, pp. 61–69.
- [3] W. J. Townsend, E. E. Swartzlander, Jr., and J. Abraham, "A comparison of Dadda and Wallace multiplier delays," in Proc. SPIE Symp. Adv. Signal Process. Algorithms, Archit., Implementations, San Diego, CA, 2003, vol. 5205.
- [4] Ronak Bajaj, Saransh Chhabra, Sreehari Veeramachaneni and M B Srinivas, "A Novel, Low-Power Array Multiplier Architecture", International Institute of Information Technology-Hyderabad and Birla Institute of Technology and Sciences (BITS) Pilani, Hyderabad Campus
- [5] P.C. Franklin, M. Ramya, "Resource Efficient Reconfigurable Processor for DSP Applications," International Journal of Innovative Research in Science, Engineering and Technology, Volume 3, Special Issue 3, March 2014.