

## Design an Area Efficient CSKA Brent Kung Adder

<sup>1</sup>NAKKA SANTHAKUMARI, <sup>2</sup>D.MARY PAVANI

<sup>1</sup>M.Tech student, Dept. of ECE, Universal College of engineering and technology, Guntur, India

<sup>2</sup>Assistant professor, Dept. of ECE, Universal College of engineering and technology, Guntur, India

**ABSTRACT:** In this paper we propose a Brent Kung parallel prefix adder. In this carry select adder is used and it provides fast adder which improves the speed of addition. From the proposed structure it is clear that there is a chance to reduce the area. To avoid the high power consumption obtained in the system, a Brent Kung parallel prefix adder is proposed. In the existing adder design, the carry select operation is involved. But it doesn't give effective results. So the Proposed Adder addition operation offers great advantage in reducing delay. The performance of the reverse converter is based on the target application and existing constraints.

**KEY WORDS:** parallel prefix adder, carry select adder, Brent Kung parallel prefix adder.

### I. INTRODUCTION

Addition operation is the main operation in digital signal processing and control systems. The fast and accuracy of a processor or system depends on the adder performance. Ripple carry adder is taken generally from the general purpose processors and DSP processors. It is used for the addition operation i.e., if N-Bits addition operation is performed by the N-Bit Full Adder. Basically, the sum and carry will be given to next bit full adder operation. The N-1<sup>th</sup> Bit Full Adder operation carry will be given to the N<sup>th</sup> Bit Full Adder operation present in the Ripple Carry Adder.

Adders are commonly found in the critical path of many building blocks of microprocessors and digital signal processing chips. Its purpose is to form the arithmetic sum of two binary numbers. By using propagation, the quality, delay, and area is measured.

Instead of waiting for the carry propagation of the first addition, the main idea is to overlap the carry propagation of the first addition and then compute the second addition. Since repetitive additions will be performed by a Multiplier and adder. In multiplication and division, multi operand addition is often encountered. To add more number of numbers together powerful adders should be used. Basically, parallel prefix adder produces high speed multi operands.

Based on the inputs given the outcome of operation is performed. As we know that the parallel prefix adder performs and executes the operation in parallel. The obtained output will be segmented into smaller pieces. There are different topologies used in parallel prefix adder, but the operator is associative. Based on topology the operation is performed..

By using the associative binary operations, the algorithms will be generalized. This generalized algorithm performs certain operations and computed with particular efficiency. Basically there are two procedures followed in the system, they are in first pass the prefix sum as are calculated from the processing unit. And in second pass known prefix values are computed from processing unit to get initial value. So along with that the system performs two read operations and one write operation.

Here a methodology is employed to design fast reverse converters. The experimental results mainly, depends on area, delay, and power consumption. The expense of additional area and remarkable will increase

the power consumption. The significant growing of power consumption makes the reverse converter not competitive.

Compared with VLSI implementations, the Brent Kung Parallel-prefix adders will produce performance differently. The modern FPGAs employ the fast-carry chain process to get faster results. The Ladner-Fischer is the Parallel Prefix Adders used to do the addition operation. It is look like tree structure to perform the high speed arithmetic operation. Ladner Fischer Adder is used for high performance addition operation.

## II. EXISTED SYSTEM

The Chinese remainder theorem, or other related improved approaches and techniques underlie the RNS reverse conversion, whose formulation can be directly mapped to ripple-carry adders (RCA). However, this leads to significant speed degradation, due to the linear increase of the delay in the RCA with the number of bits. The delay of RNS reverse converters will bind the growth of logarithm in Brent Kung Parallel prefix adder. Basically, in reverse converters large number of adders will be used. Even when only one adder is used, the bit length of this adder is quite large.

To perform the first part of addition in the system, a desired structure with particular operands are used. This operands are fully variable, and a RCA with simplified logic to do the second part (full adder becomes XNOR/OR gates because of the constant operand). High power consumption is obtained due to the recursive effect. Recursive effect is obtained while generating and propagating the signals at prefix level. An optimized approach is proposed which uses an extra prefix level to add the output carry. However, this method suffers from high fan-out, which can make it usable only for small width operands. However, this problem is eliminated by

using additional prefix level. In contrast to the BEC, this modified unit is able to perform a conditional increment based on control signals as shown in Fig. 1.




FIG. 1. EXISTED SYSTEM

## III. PROPOSED SYSTEM

The Proposed Brent Kung parallel prefix adder will speed up the binary addition. Coming to the structure it looks like tree structure which gives high performance of arithmetic operations. In Ripple Carry Adders each bit wait for the last bit operation. In Parallel Prefix Adders instead of waiting for the carry propagation of the first addition, the idea here is to overlap the carry propagation of the first addition with the computation in the second addition, and so forth, since repetitive additions will be performed by a multioperand adder.

Research on binary operation elements and motivation gives development of devices. Field programmable Gate arrays [FPGA's] are most popular in recent years because they improve the speed of microprocessor based applications like mobile DSP and telecommunication. Basically, in Brent Kung parallel prefix adder they are three stages which are given as Pre-Processing Stage, Carry Generation Stage, and Post-Processing Stage.

The first input bits goes under Pre-Processing Stage and it will produce propagate and generate. Here the process of propagation and generation will produce the final result as sum. From below figure (2) we can observe the proposed system block diagram. The Efficient Brent Kung parallel prefix Adder structure is looking like tree structure for the high performance of

arithmetic operations and it is the fastest adder which focuses on gate level logic. It designs with less number of gates.




FIG. 2 PROPOSED SYSTEM

So, it decreases the delay and memory used in this architecture. In Efficient Ladner-Fischer Adder, black cell operates three Gates and gray cell operates two Gates. The gray cell reduces the delay and memory because it operates only two Gates. The Proposed Adder is design with the both black and gray cells. By using gray cell operations at the last stage of Proposed Adder gives an enormous dropping delay and memory used.

IV.RESULTS




FIG. 3. RTL SCHEMATIC




FIG. 4. TEST BENCH WAVEFORM

V.CONCLUSION

In this paper, a new approach to design an Efficient Brent-Kung Adder concentrates on gate levels to improve the speed and decreases the memory. To speed up the operation of addition, the cells of carry generation stage is decreased. The Proposed Adder addition operation offers great advantage in reducing delay. The future scope is to design 32 Bit Proposed Adder with less number of black cells to improve the area and delay performance of the adders.

VI. REFERENCES

[1] Pakkiraiah. Chakali, madhu Kumar. Patnala “Design of high speed Brent - Kung based carry select adder” IJSCE, Volume-3, Issue-1, march 2013

[2] Haridimos T.Vergos, Member, IEEE and Giorgos Dimitrakopoulos, Member, IEEE,” On modulo  $2^n+1$  adder design”IEEE Trans on computers, vol.61, no.2, Feb 2012

[3] David h, k hoe, Chris Martinez and Sri Jyothsna vundavalli “Design and characterization of parallel prefix adders using FPGAs“, Pages.168-172, march2011 IEEE.

[4] K. Vitoroulis and A.J. Al-Khalili, “performance of parallel prefix adders implemented with FPGA technology,” IEEE Northeast Workshop on circuits and systems, pp.498-501, Aug 2007.

[5]Giorgos Dimitrakopoulos and Dimitris Nikolos, “High Speed Parallel Prefix ...Ling adders,” IEEE Transactions on Computers, vol.54, no.2, February 2005

[6] S. Knowles, "A family of adders," *proc.15thsymp. Comp. Arith*, pp. 277-281, June 2001.

[7] R. Brent and H. Kung, "A regular layout for parallel adders," *IEEE Trans. Computers*, vol. C-31, no. 3, pp. 260-264, March 1982.

[8] R.E. Brent and M.J. Kung, "Parallel Prefix Computation," *J. ACM*, vol. 27, no. 4, pages 831-838, Oct. 1980.



**NAKKA SANTHAKUMARI** completed her B.Tech in Loyola Institute of Technology and Management and M.Tech in Universal College of Engineering and Technology. Her M.Tech specialization is VLSI DESIGN.



**D.MARY PAVANI** present working as Assistant Professor in Universal College of Engineering and Technology. she has 3 years of teaching experience. Completed her B.Tech in Aurora scientific and Technological Institute and M.Tech in Sujalabharati Institute of Technology.