

A New customized unfinished Product Generator for Redundant Binary Multipliers

Ithadi Sonia & O.Venkata Saikiran

¹ PG Scholar, Dept of ECE, Rise Krishna Sai Prakasam Group of Institutions, Ongole, AP, India.

² Assistant Professor, Dept of ECE, Rise Krishna Sai Prakasam Group of Institutions, Ongole, AP, India.

Abstract:

The requirement of the modern computer system is a dedicated and very high speed unique multiplier unit for signed and unsigned numbers. The work mainly deals with in improving multiplication process by using Redundant Binary Technique. The redundant binary in design of high speed digital multiplier is beneficial due to high modularity and carry free addition. Generally, in high radix modified algorithm the partial products are reduced in multiplication process. But it yields complexity in producing in generation of hard multiples. Therefore compressors are used for the addition of the partial products, which reduces the carry propagation delay. Thus we achieve faster multiplication compared with the existing multipliers.

Keywords: Redundant binary, modified Booth encoding, RB partial product generator, RB multiplier.

I. INTRODUCTION

The digital multiplier is a ubiquitous arithmetic unit in microprocessors, digital signal processors, and emerging media processors. It is also a kernel operator in applicationspecific data path of video and audio codes, digital filters, computer graphics, and embedded systems. Compared with many other arithmetic operations, multiplication is timeconsuming and power hungry. The critical paths dominated by digital multipliers often impose a speed limit on the entire design. Hence, VLSI design of high-speed multipliers, with low energy dissipation, is still a popular research subject. Redundant binary (RB) representation is one of the signed digit representations first introduced by Avizienis [9] in 1961 for fast parallel arithmetic. Many algorithms and architectures have been proposed to design high-speed and low-power multipliers [1-13]. A normal binary (NB) multiplication by digital circuits includes three steps. In the first step, partial products are generated; in the second step, all partial

products are added by a partial product reduction tree until two partial product rows remain. In the third step, the two partial product rows are added by a fast carry propagation adder. Two methods have been used to perform the second step for the partial product reduction. A first method uses 4-2 compressors, while a second method uses redundant binary (RB) numbers [5-6]. Both methods allow the partial product reduction tree to be reduced at a rate of 2:1. The RB addition is carry-free, making it a promising substitute for two's complement multi-operand addition in a tree-structured multiplier. Similar to a normal binary (NB) multiplier, an RB multiplier is anatomized into three stages and consists of four modules: the Booth encoder, RB partial product generator (also known as decoder), RB partial product accumulator, and RB-to-NB converter. A Radix-4 Booth encoding or a modified Booth encoding (MBE) is usually used in the partial product generator of parallel multipliers to reduce the number of partial product rows by half [5-6] [10-13]. A RBPP row can be obtained from two adjacent NB partial product rows by inverting one of the pair rows [5-6]; an N-bit conventional RB MBE (CRBBE-2) multiplier requires $N/4$ RBPP rows. An

additional error-correcting word (ECW) is also required by both the RB and the Booth encoding [5-6] [14]; therefore, the number of RBPP accumulation stages (NRBPPAS) required by a power-of-two word-length (i.e., 2ⁿ-bit) multiplier is given by:

$$\begin{aligned} \text{NRBPPAS} &= \log_2 (N/4 + 1) \\ &= n - 1, \text{ if } N = 2^n \end{aligned}$$

This paper focuses on the RBPP generator for designing a 2ⁿ-bit RB multiplier with fewer partial product rows by eliminating the extra ECW. A new RB modified partial product generator based on MBE (RBMPPG-2) is proposed. In the proposed RBMPPG-2, the ECW of each row is moved to its next neighbour row. Furthermore, the extra ECW generated by the last partial product row is combined with both the two most significant bits (MSBs) of the first partial product row and the two least significant bits (LSBs) of the last partial product row by logic simplification. Therefore, the proposed method reduces the number of RBPP rows from $N/4 + 1$ to $N/4$, i.e., a RBPP accumulation stage is saved. The proposed method is applied to 8×8-bit, 16×16-bit, 32×32-bit, and 64×64-bit RB multiplier designs; the designs are synthesized using the NanGate 45nm Open Cell Library. The

proposed designs achieve significant reductions in area and power consumption compared with existing multipliers when the word length of each of the operands is at least 32 bits.

II. RELATED WORK

A high-radix Booth encoding technique can reduce the number of partial products. However, the number of expensive hard multiples (i.e., a multiple that is not a power of two and the operation cannot be performed by simple shifting and/or complementation) increases too [14-16]. Besli et al. [16] noticed that some hard multiples can be obtained by the differences of two simple power-of-two multiples. A new radix-16 Booth encoding (RBBE-4) technique without ECW has been proposed in [14]; it avoids the issue of hard multiples. A radix-16 RB Booth encoder can be used to overcome the hard multiple problem and avoid the extra ECW, but at the cost of doubling the number of RBPP rows. Therefore, the number of radix-16 RBPP rows is the same as in the radix-4 MBE. However, the RBPP generator based on a radix-16 Booth encoding has a complex circuit structure and a lower speed compared with the MBE partial product generator [10] when

requiring the same number of partial products.

2.1 RADIX-4 BOOTH ENCODING

Booth encoding has been proposed to facilitate the multiplication of two's complement binary numbers [17]. It was revised as modified Booth encoding (MBE) or radix-4 Booth encoding [18]. The MBE scheme explained in the table, where $A = a_{N-1} a_{N-2} \dots a_2 a_1 a_0$ stands for the multiplicand, and $B = b_{N-1} b_{N-2} \dots b_2 b_1 b_0$ stands the multiplier bits. The multiplier bits are grouped in set of three adjacent bits. The two side bits are overlapped with neighbouring groups except the first multiplier bits group in which it is $\{b_1, b_0, 0\}$. Each group is decoded by selecting the partial product shown in Table I, where $2A$ indicates twice the multiplicand, which can be obtained by left shifting. Negation operation is achieved by inverting each bit of A and adding '1' (defined as correction bit) to the LSB [10-13].

TABLE I
MBE SCHEME

$b_{2i-1} b_{2i} b_{2i-1}$	Operation
000	0
001	+A
010	+A
011	+2A
100	-2A
101	-A
110	-A
111	0

2.2 RBPA

In the second stage, a 4-stage RBA summing tree is used to sum 16 RB partial products. Each RBA block contains 64 RB full adder (RBFA) cells and a varying number of RB half adder (RBHA) cells depending on where it is located. The proposed RBMPPG-2 can be applied to any bit RB multipliers with a reduction of a RBPP accumulation stage compared with conventional designs. Although the delay of RMPPG-2 increases by 1-stage of TG delay, the delay of one RBPP accumulation stage is significantly larger than a 1- stage TG delay. Therefore, the delay of the entire multiplier is reduced. The improved complexity, delay and power consumption are very attractive for the proposed design. The multiplier consists of the proposed RBMPPG-2, three RBPP accumulation stages, and one RB-NB converter. Eight RBBE-2 blocks generate the RBPP they are summed up by the RBPP reduction tree that has three

RBPP accumulation stages. Each RBPP accumulation block contains RB full adders (RBFAs) and half adders (RBHAs).

2.2.1 PROPOSED RB PARTIAL PRODUCT GENERATOR

A new RB modified partial product generator based on MBE (RBMPPG-2) is presented in this section; in this design, ECW is eliminated by incorporating it into both the two MSBs of the first partial product row (PP 1 +) and the two LSBs of the last partial product row (PP - (N/4)).




Fig 1: The first new RBMPPG-2 architecture for an 8-bit MBmultiplier

It differs from conventional type by its error correcting vector. In this type error correcting vectors ECW1 is generated by PP1 and ECW 2 is generated by PP2. $ECW1 = 0 E12 0 F 10$ $ECW2 = 0 E22 0 F 20$ To eliminate a RBPP accumulation, ECW 2 needs to be incorporated into PP1 and PP2. $F20 = \{-1, b5 b4 b3 = 000, 001, 010, 011, 111\}$ $F20 = \{0, b5 b4 b3 = 100, 101, 110\}$

b_{-p}	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PP_7^+							p_{10}^+	p_{11}^+	p_{12}^+	p_{13}^+	p_{14}^+	p_{15}^+	p_{16}^+	p_{17}^+	p_{18}^+	p_{19}^+
PP_7^-							$\overline{p_{10}^-}$	$\overline{p_{11}^-}$	$\overline{p_{12}^-}$	$\overline{p_{13}^-}$	$\overline{p_{14}^-}$	$\overline{p_{15}^-}$	$\overline{p_{16}^-}$	$\overline{p_{17}^-}$	$\overline{p_{18}^-}$	$\overline{p_{19}^-}$
PP_2^+		p_{20}^+	p_{21}^+	p_{22}^+	p_{23}^+	p_{24}^+	p_{25}^+	p_{26}^+	p_{27}^+	p_{28}^+	p_{29}^+	0	E_{12}	0	F_{11}	
PP_2^-		$\overline{p_{20}^-}$	$\overline{p_{21}^-}$	$\overline{p_{22}^-}$	$\overline{p_{23}^-}$	$\overline{p_{24}^-}$	$\overline{p_{25}^-}$	$\overline{p_{26}^-}$	$\overline{p_{27}^-}$	$\overline{p_{28}^-}$	$\overline{p_{29}^-}$	Q_{20-1}	Q_{21-1}			
												E_2				

Fig 2: REVISED RBMPPG BY REPLACING E 22 AND F 20

$$Q_{19}^+ = (b_7 \oplus b_5 + b_7 b_6 b_5) \cdot p_{19}^+ + b_7 b_5 \cdot (p_{18}^+ + p_{21}^+ + p_{20}^+ + p_{19}^+) + b_7 \overline{b_6} b_5 \cdot (p_{18}^+ p_{21}^+ p_{20}^+ \oplus p_{19}^+)$$

$$Q_{18}^+ = (b_7 \oplus b_5 + b_7 b_6 b_5) \cdot p_{18}^+ + \overline{b_7} b_5 \cdot (\overline{p_{21}^-} + \overline{p_{20}^-} \oplus p_{19}^+) + b_7 \overline{b_6} b_5 \cdot (p_{21}^- p_{20}^- \oplus p_{19}^+)$$

$$Q_{21}^- = (b_7 \oplus b_5 + b_7 b_6 b_5) \cdot p_{21}^- + \overline{b_7} b_5 \cdot (\overline{p_{21}^-} \oplus \overline{p_{20}^-}) + b_7 \overline{b_6} b_5 \cdot p_{21}^- \oplus p_{20}^-$$

$$Q_{20}^- = (b_7 \oplus b_5 + b_7 b_6 b_5) \cdot p_{20}^- + \overline{b_7} b_5 \cdot \overline{p_{20}^-} + b_7 \overline{b_6} b_5 \cdot \overline{p_{20}^-}$$

Therefore, the extra ECW N/4 is removed by the transformation of 4 partial product variables and one partial product row is saved in RB multipliers with any power-of-two word-length.

b_{-p}	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PP_7^+							Q_{19}^+	Q_{18}^+	p_{17}^+	p_{16}^+	p_{15}^+	p_{14}^+	p_{13}^+	p_{12}^+	p_{11}^+	p_{10}^+
PP_7^-							p_{17}^-	p_{16}^-	p_{15}^-	p_{14}^-	p_{13}^-	p_{12}^-	p_{11}^-	p_{10}^-		
PP_2^+		p_{20}^+	p_{21}^+	p_{22}^+	p_{23}^+	p_{24}^+	p_{25}^+	p_{26}^+	p_{27}^+	p_{28}^+	p_{29}^+	0	E_{12}	0	F	
PP_2^-		$\overline{p_{20}^-}$	$\overline{p_{21}^-}$	$\overline{p_{22}^-}$	$\overline{p_{23}^-}$	$\overline{p_{24}^-}$	Q_{19}^-	Q_{20}^-	q_{21-1}	q_{20-1}						

Fig 3: FINAL PROPOSED RBMPPG BY TOTALLY ELIMINATING ECW 2

III. IMPLEMENTATION

The aim of this study is implementation of modified partial product generator for RB multipliers.

TABLE III
TRUTH TABLE OF $E_2, q_{2(-2)}, q_{2(-1)}$ AND p_{21}^-, p_{20}^-

$b_7 b_6 b_5$	$E_{22} F_{20}$	$E_2 q_{2(-2)} q_{2(-1)}$	p_{21}^-	p_{20}^-
0 0 0	0 1	1 1 1	0	0
0 0 1	0 0	0 0 0	a_1	a_0
0 1 0	0 1	1 1 1	a_1	a_0
0 1 1	0 0	0 0 0	a_0	0
1 0 0	1 1	0 1 1	$\overline{a_0}$	1
1 0 1	1 0	1 0 0	$\overline{a_1}$	$\overline{a_0}$
1 1 0	1 1	0 1 1	$\overline{a_1}$	$\overline{a_0}$
1 1 1	0 0	0 0 0	0	0

Logic functions of $Q_{19}^+, Q_{18}^+, Q_{21}^-$ and Q_{20}^- can be expressed as follows




Fig 4: block diagram

A RB multiplier consists of a RB partial product (RBPP) generator, a RBPP reduction tree and a RB-NB converter. A Radix-4 Booth encoding or a modified Booth encoding (MBE) is usually used in the partial product generator of parallel multipliers to reduce the number of partial product rows by half [5-6] [10-13]. A RBPP row can be obtained from two adjacent NB partial product rows by inverting one of the pair rows.

3.1 RB PARTIAL PRODUCT GENERATOR

As two bits are used to represent one RB digit, then a RBPP is generated from two NB partial products [1-6]. The addition of two N-bit NB partial products X and Y using two's complement representation can be expressed as follows $X + Y = X - Y - 1 = (X, Y -) - 1$ Where Y- is the inverse of Y. The RBPP is generated by inverting one of the two NB partial products and adding -1 to the LSB.. Each RB digit X_i belongs to the set $\{-1, 0, 1\}$; this is coded by two bits (X_{i-}, X_{i+}) . RB numbers can be coded in several ways. Table 2 shows one specific RB encoding

TABLE II
RB ENCODING USED IN THIS WORK [6]

X_i^+	X_i^-	RB digit (X_i)
0	0	0
0	1	$\bar{1}$
1	0	1
1	1	0

Both MBE and RB coding schemes introduce errors and two correction terms are required: 1) when the NB number is converted to a RB format, -1 must be added to the LSB of the RB number; 2) when the multiplicand is multiplied by -1 or -2 during the Booth encoding, the number is inverted and +1 must be added to the LSB of the partial product. A single ECW can compensate errors from both the RB encoding and the radix-4 Booth recoding.

The 64-bit RB-NB converter converts the final accumulation results into the NB representation, which uses a hybrid parallel prefix/carry select adder.

IV. RESULTS AND DISCUSSIONS

The performance of various 2n-bit RB multipliers using the proposed RBMPPG-2 is assessed; the results are compared with NBBE-2, CRBBE-2 and RBBE-4 [14] multipliers that are the latest and best designs found in the technical

literature. All designs of RB multipliers use the RBFA and RBHA of [7]. An RB-NB converter is required in the final stage of the RB multiplier to convert the summation result in RB form to a two's complement number. It has been shown that the constant-time converter in [7] does not exist [19-21]. However, there is a carry-free multiplier that uses redundant adders in the reduction of partial products by applying on-the-fly conversion [22] in parallel with the reduction and generates the product without a carry-propagate adder. A hybrid parallel-prefix/carry-select adder [25] is used for the final RB-NB converter.

In the simulation of each design, a supply voltage of 1.25V and room temperature are assumed.



Fig 5: simulation result of proposed system

Consider the delay first compared with CRBBE-2, the proposed designs can reduce the delay (for example up to 16.6% for the case of 8×8-bit multiplier; for all cases of word-length, the delay is reduced by at least 10%. Compared with RBBE-4, the proposed design can reduce the delay by up to 24.8% for the case of 32×32-bit and the delay is reduced by at least 17% for all cases of word-length. The delay improvement is achieved by the reduced critical path due to the elimination of one RBPP accumulation stage. Compared with CRBBE-2, the RB multiplier using the proposed RBMPPG-2 has the smallest area for all cases. For 16×16-bit multipliers, the area of RBBE-4 RB multipliers is smaller than that of the proposed RB multipliers because RBBE-4 based designs don't require extra ECW, while the area is slightly increased by the modified partial product in the proposed RB multipliers

V. CONCLUSION

A new modified RBPP generator has been proposed in this paper; this design eliminates the additional ECW that is introduced by previous designs. Therefore, a RBPP accumulation stage is saved due to the elimination of ECW. The new RB

partial product generation technique can be applied to any $2n$ -bit RB multipliers to reduce the number of RBPP rows from $N/4 + 1$ to $N/4$. Simulation results have shown that the performance of RB MBE multipliers using the proposed RBMPPG-2 is improved significantly in terms of delay and area. The proposed designs achieve significant reductions in area and power consumption when the word length is at least 32 bits.

REFERENCES

- [1] A. Avizienis, "Signed-digit number representations for fast parallel arithmetic," IRE Trans. Electron. Computers, vol. EC-10, pp. 389–400, 1961.
- [2] N. Takagi, H. Yasuura, and S. Yajima, "High-speed VLSI multiplication algorithm with a redundant binary addition tree," IEEE Trans. Computers, vol. C-34, pp. 789–796, 1985.
- [3] Y. Harata, Y. Nakamura, H. Nagase, M. Takigawa, and N. Takagi, "A high speed multiplier using a redundant binary adder tree," IEEE J. Solid-State Circuits, vol. SC-22, pp. 28–34, 1987.
- [4] H. Edamatsu, T. Taniguchi, T. Nishiyama, and S. Kuninobu, "A 33 MFLOPS floating point processor using redundant binary representation," in Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC), pp. 152–153, 1988.
- [5] H. Makino, Y. Nakase, and H. Shinohara, "A 8.8-ns 54x54-bit multiplier using new redundant binary architecture," in Proc. Int. Conf. Comput. Design (ICCD), pp. 202–205, 1993.
- [6] H. Makino, Y. Nakase, H. Suzuki, H. Morinaka, H. Shinohara, and K. Makino, "An 8.8-ns 54x54-bit multiplier with high speed redundant binary architecture," IEEE J. Solid-State Circuits, vol. 31, pp. 773–783, 1996.
- [7] Y. Kim, B. Song, J. Grosspietsch, and S. Gillig, "A carry free 54b x 54b multiplier using equivalent bit conversion algorithm," IEEE J. Solid-State Circuits, vol. 36, pp. 1538–1545, 2001.
- [8] Y. He and C. Chang, "A power-delay efficient hybrid carry lookahead carry-select based redundant binary to two's complement converter," IEEE Trans. Circuits Syst. I, Reg. Papers,
- [9] G. Wang and M. Tull, "A new redundant binary number to 2's complement number converter," in Proc. Region 5 Conference: Annual Technical

and Leadership Workshop, pp. 141-143, 2004.

[10] W. Yeh and C. Jen, "High-speed Booth encoded parallel multiplier design," IEEE Trans. Computers, vol. 49, pp. 692-701, 2000.

[11] S. Kuang, J. Wang, and C. Guo, "Modified Booth multiplier with a regular partial product array," IEEE Trans. Circuits Syst. II, vol. 56, pp. 404-408, 2009.

[12] J. Kang and J. Gaudiot, "A simple high-speed multiplier design," IEEE Trans. Computers, vol. 55, pp. 1253-1258, 2006.

[13] F. Lamberti, N. Andrikos, E. Antelo, and P. Montuschi, "Reducing the computation time in (short bit-width) two's complement multipliers," IEEE Trans. Computers, vol. 60, pp. 148-156, 2011.

[14] Y. He and C. Chang, "A new redundant binary Booth encoding for fast 2-bit multiplier design," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, pp. 1192-1199, 2009.

[15] Y. He, C. Chang, J. Gu, and H. Fahmy, "A novel covalent redundant binary Booth encoder," in Proc.

IEEE Int. Symp. Circuits Syst. (ISCAS), vol. 1, pp. 69-72, 2005.

Author's Profile:



ITHADI SONIA has received her B.Tech Degree in Electronic Communication Engineering from Rise Krishna Sai Prakasam

Group of Institutions affiliated to JNTU Kakinada in 2014 and pursuing M.Tech degree in VESD(VLSI&ES) in Rise Krishna Sai Prakasam Group of Institutions, Ongole affiliated to JNTU Kakinada in 2019, AP, India.



O.VENKATA SAIKIRAN has received his B.Tech in Electronics and Communication Engineering and M.Tech

degree in Communication systems from JNTU, Kakinada in 2013 and SRM University in 2015 respectively. He is dedicated to teaching field from the last 3 years. He has guided 3 P.G and 8 U.G students. His research areas ANTENNAS. At present he is working as Assistant Professor in Rise Krishna Sai Prakasam Group of Institutions, Ongole Andhra Pradesh, India.