

# A Novel Cascaded Nine-Level Inverter with reduced Switches and Harmonics

Kumra Akash ; K.Ramesh; G.Naresh Kumar

<sup>1</sup>M. Tech Student Department of EEE Mallareddy Engg College

<sup>2</sup>Assistant professor Department of EEE Mallareddy Engg College

<sup>3</sup>Assistant Manager KCT Pvt Ltd Hyderabad

## ABSTRACT

*In this paper, a novel cascade Nine-level inverter topology with a solitary input source incorporating exchanged capacitor systems is conferred. Compared with the standard cascade multi level inverter (CMI), the proposed topology reduces the switch count and generates nine-levels with just three H-bridge cells with a balanced dc voltage sources and just includes two charging switches. The capacitor charging circuit contains just power switches, so that the capacitor charging time is free of the load. The capacitor voltage can be controlled at an ideal level without complex voltage control algorithm and just utilize the most widely recognized stage carrier phase-shifted sinusoidal pulse width modulation (CPS-SPWM) methodology. The activity standard and the charging-discharging feature investigation are talked about in detail. A 1kW test model is constructed and tried to check the attainability and adequacy of the proposed topology.*

## 1. INTRODUCTION

Generally, multi level converters are arranged into diode-clinched [5], flying capacitor [6], and cascaded multilevel inverter topologies [7]. A specific consideration has been given to cascaded multilevel topology due to its particularity, symmetrical structure, and easy of control. However, the most disadvantage with the CMI is that the great deal of separate isolated sources needed to feed every of the H-bridges It will require  $n$  isolated sources for  $2n+1$  dimensions of the levels of output. Photovoltaic board, power devices, batteries, and ultra capacitors are the most widely recognized autonomous sources. A five-level CMI for circulated vitality applications is introduced in [8]. The input ports of the CMI are associated with PV modules. However, the output power of PV control relies upon climate conditions, for example, light and temperature, and it is inaccessible around night time, so the system can't work during at night. A galvanic confined charger for

the PV port ought to be introduced in the CMI system by associating with a current storage unit port.

In any case, the isolated dc sources in these arrangements must be fed from isolation transformers, which are progressively costly and vast. An elective alternative without transformers is to interchange all the separate dc sources feeding the H-bridge cells with capacitors, leaving just a single H-bridge cell with a genuine dc voltage source. In any case, complex voltage control calculation is required to keep the capacitor voltage controlled at the ideal dimension. The specialists have proposed different effective control calculations. The proposed strategy utilizes the exchanging state excess for capacitor voltage regulation in the inductive load. In any case, the output current of the converter just as the time span of the excess exchanging states enormously affect the charging and discharging of the supplanting capacitors. A basic capacitor voltage control imperative is inferred which can be utilized in improvement issues for harmonic minimization or harmonic mitigation to guarantee capacitor voltage controlling in all load condition.

Another control strategy, phase-shift modulation, is utilized to manage the voltage of the capacitors supplanting the free dc source. The technique is robust and does not bring about much computational burde. The proposed dc-voltage ratio control depends on a time domain modulation that maintains a strategic distance from the utilization of wrong states to accomplish any dc voltage proportion.

Coming up next are the three related issues of this topology: 1) managing the voltage over the capacitors makes the design o the controller is complex, 2) the charging circuit contains the load. In this way, the charging time and the capacitor voltage are influenced by the load variety, and 3) the charging-discharging attributes and effectiveness issues of the capacitor are not completely discussed in the literature.

The effectiveness of exchanged capacitor in DC-DC converters has been a broadly discussed issue among specialists. The conditions for the connection between peak current and circuit's parameters are displayed. With the strategy, the high pulse current at charging transient can be restricted to get higher productivity. In the

productivity of an RC circuit under various conditions in the charging and discharging task is examined efficiently. Based on the analysis, some design rules helpful for growing high-efficiency switched-capacitor converters is proposed. Thunderous exchanged capacitor converter utilizing little inductors is likewise considered as a promising way to deal with keep away from the disadvantage of the spike current.

In this paper, a novel cascade nine-level inverter topology with a solitary information source coordinating exchanged capacitor methods is proposed. The proposed topology comprises of a charging circuit and three H-bridge inverter units, as appeared in Fig. The reliable source port  $U_{in2}$  can charge capacitor C1 or C3 through the charging switch and H-bridge switches simultaneously and separately.

The charging circuit contains just power switches and capacitors, with the goal that the charging time is free of the load. The capacitor voltage can be controlled at an ideal dimension with transformer less charging method and without complex voltage control calculation.

## 2. MODULATION STRATEGY

Different types for multilevel modulation techniques have been presented in the literature. For the CMI, carrier phase shifted sinusoidal pulse width modulation (CPSSPWM) is the most well-known system [1], with an improved harmonic performance. The CPS-SPWM associates a pair of carriers to every cell of the CMI, and a phase shift among the carriers of the different cells is introduced. Along these lines, a stepped multilevel waveform is begun. There are some highlights and points of interest: 1) The output voltage has an exchanging design with  $2N$  times the switching frequency (where  $N$  is the number of cells). Hence, better total harmonic distortion (THD) is acquired at the output, utilizing  $2N$  times lower frequency carriers. 2) Since every cell is controlled with a similar reference and same carrier frequency, the power is equally distributed among the cells over the whole regulation record. 3) For the single-supply CMI utilizing capacitors, the favorable position is that the capacitors are properly charged without complex voltage adjusting i.e, balancing control calculation.




Fig 1. Nine Level CMI

The level shifted SPWM (LS-SPWM) has better output voltage harmonic profile since each of the carrier is in phase contrasted with CPS-PWM. In any case, this technique isn't favored for CMI, since it causes an uneven power circulation among the diverse cells.

Specific harmonic elimination (SHE) is a low switching frequency (below 1 kHz) PWM strategy created to guarantee the end of undesired low order harmonics. Space vector modulation (SVM) displays highlights of good dc-link voltage use, better fundamental output voltage, better harmonic execution and simpler usage in digital signal processor. Be that as it may, SVM-based calculations are not the predominant modulation conspire for n-level ( $n > 5$ ) inverter. The quantity of the

voltage vector is expanded to 73 of every seven-level inverter and the figuring of the length of the voltage vectors is so entangled.

In this paper, CPS-SPWM is performed to get the sinusoidal output voltage in the single-supply cascade seven-level inverter, and the capacitors are charged by presenting charging-switch pairs of each cycle. To some extent, capacitor voltage UC1 and UC3 are viewed as consistent, and the three H-bridge inverter cells share adjusted power.

Six-way phase shifted triangular carrier voltages and one-way sinusoidal modulation wave are required for the CPS-SPWM plot.  $Z_1$ ,  $Z_1$ ,  $Z_2$ ,  $Z_2$ ,  $Z_3$ , and  $Z_3$  are the modulation signals for S11, S13, S21, S23, S31, and S33, individually and TS is the carrier period.

Substituted for the modulation wave in a carrier cycle, where the carrier frequency is fundamentally more than the frequency. The power switches are turned on when comparing the carrier wave signal is less than the modulation sine wave  $m$ . On the contrary, the switches are off when the carrier wave is more prominent than  $m$ . The switches S11/S12, S13/S14, S21/S22, S23/S24, S31/S32, and S33/S34 are

worked in an integral way. SC1 and SC3 are the charging switches. The gate signal of SC1 can be gotten with S13 and S21 by the and circuit and that of SC3 can be acquired with S23 and S31 by a similar circuit. There are 20 sorts of working status of each switch, as shown in Table I. Furthermore, six of them are for the charging procedure and nine exchanging status is for the discharging process.

### 3. CAPACITOR CHARGING AND DISCHARGING CHARACTERISTIC ANALYSIS

#### A. Capacitor charging state examination

Through the charging switch and H-bridge switches, C1 and C3 can be charged by the reliable source  $U_{in2}$ . From Status 1, 2 and Status 3 in Table I, we can see that there is just a single charging way for C1. In other words, the capacitor charging current  $i_{C1}$  just experiences S21 and S13, as drawn in red shading in Fig.3. As indicated by Status 4 to 6, we can see that charging current  $i_{C3}$  moves through S23 and S31. The identical charging circuit for C3 appears blue shading in Fig.3.

#### B. Capacitor charging time examination

The capacitor charging time is identified with the adjustment sine wave esteem  $m$ . For simplicity, the charging time for C1 is taken for instance to have a point by point investigation. Whenever  $m \in (0, 2/3)$ , the adjustment wave Z1 lags behind Z2 by  $TS/6$ , as appeared in Fig. 2(a) and 2(b). At this stage, the falling edge of  $g_{13}$  and the rising edge of  $g_{21}$  push ahead or in reverse with the variety in  $m$ .

In any case, the covering parts of  $g_{13}$  and  $g_{21}$  stay unaltered; in this way, the charging time remains  $TS/6$ . The output voltage of the inverter is 0 or  $U_{in2}$  when  $m \in (0, 1/3)$ , as represented in Fig. 2(a), and  $U_{in2}$  or  $2U_{in2}$  when  $m \in (1/3, 2/3)$ , as represented in Fig. 2(b). Whenever  $m \in (2/3, 1)$ , S21 is killed after S13, as represented in Fig. 2(c). The charging time is  $(1-m)TS/2$ , and the output voltage of the inverter is  $2U_{in2}$  or  $3U_{in2}$ . What's more, capacitor voltage  $U_{C1}$  would diminish definitely if the modulation wave is expanded to 1; in any case, it would recuperate in time if the modulation wave is diminished.




Fig 2. SPWM Modulation

#### 4.SIMULATION RESULTS




Fig 4. Matlab Simulation Circuit




Fig 3. Nine Level Inverter

Because of the symmetry, the charging time and the output voltage can be effectively inferred with  $m < 0$ .




Fig 5. SPWM Control Circuit




Fig 6. Reference Carrier Waveform




Fig 7. Nine-Level Output  
Voltage & Current

## 5. CONCLUSION

A novel cascade nine-level inverter incorporating switched capacitor procedures is created in this paper. In the proposed topology, reduces the switch count and generates nine-levels with just three H-bridge cells with a balanced dc voltage sources. The transformer less charging circuit just contains control switches and capacitors, and the charging time is autonomous of the load. The activity guideline and the charging--discharging characteristic analysis are investigated in depth. With the basic CPS-SPWM system, the sinusoidal output voltage can be obtained. In addition, the capacitors are properly charged without complex voltage adjusting control calculation. The peak charging current and

the charging loss can be decreased with appropriate circuit parameters. The proposed topology has the highlights of particularity, minimal effort and straightforwardness of control and makes it alluring in DC-AC control applications. A 1kW Matlab-Simulation model checks the possibility of the proposed inverter. The proposed inverter is likewise appropriate for photovoltaic-battery multi-input application with high reliability.

## 6. REFERENCES

- [1] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. G. Franquelo, B. Wu, J. Rodriguez, M. A. Perez, and J. I. Leon, "Recent advances and industrial applications of multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2553–2580, Aug. 2010.
- [2] H. Abu-Rub, J. Holtz, J. Rodriguez, and G. Baoming, "Medium-voltage multilevel converters; state of the art, challenges, and requirements in industrial applications," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2581–2596, Aug. 2010.
- [3] J. Dixon, J. Pereda, C. Castillo, and S. Bosch, "Asymmetrical multilevel inverter for traction drives using only one dc supply," *IEEE Trans. Veh.*

Technol., vol. 59, no. 8, pp. 3736–3743, Oct. 2010.

[4] S. Lu, K. A. Corzine, and M. Ferdowsi, “A unique ultracapacitor direct integration scheme in multilevel motor drives for large vehicle propulsion,” *IEEE Trans. Veh. Technol.*, vol. 56, no. 4, pp. 1506–1515, Jul. 2007.

[5] J. Rodriguez, S. Bernet, P. K. Steimer, and I. E. Lizama, “A survey on neutral-point-clamped inverters,” *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2219–2230, Jul. 2010.

[6] M. Khazraei, H. Sepahvand, K. A. Corzine, and M. Ferdowsi, “Active capacitor voltage balancing in single-phase flying capacitor multilevel power converters,” *IEEE Trans. Ind. Electron.*, vol. 59, no. 2, pp. 769–778, Feb. 2012.

[7] I. Ahmed, V. B. Borghate, “Simplified space vector modulation technique for seven-level cascaded Hbridge inverter,” *IET Trans. Power Electron.*, vol. 7, no. 3, pp. 604–613, Apr. 2014.

[8] Y. H. Liao, C. M. Lai, “Newly-constructed simplified single-phase multi-string multilevel inverter topology for distributed energy resources”, *IEEE Trans.*

*Power Electron.*, vol. 26, pp. 2386-2391, Sep. 2011.

#### **AUTHOR DETAILS:**

**KUMRA AKASH:**



Received B.Tech(EEE) degree from Aurora's technological and research Institute Parvathapur Uppal Hyderabad.

And Currently pursuing M.Tech in Electrical Power Systems (EPS) at Mallareddy Engineering College (MREC) Maisammaguda, Kompally, Medchal Hyderabad,,Telangana.

Email: [kumraakash1@gmail.com](mailto:kumraakash1@gmail.com).

**K.RAMESH:**



He has been working as a Asst Professor in dept. of EEE at Mallareddy Engineering College (MREC). His areas of interest include Power systems, HVDC Transmissions Measurement and Instrumentation, Electrical distribution systems. [dhana.raj253@gmail.com](mailto:dhana.raj253@gmail.com)

**G.NARESH KUMAR:**



He has been working as Asst. Manager, Electrical, KCT GROUP Pvt Ltd. [gajulanareshkumar@gmail.com](mailto:gajulanareshkumar@gmail.com)