# Design and Implementations of VISI Based Robust Router 4 Channel Architecture

### <sup>1</sup> D.Rajesh & <sup>2</sup> K. Kavitha

1. M.Tech Chaitanya institute of technology and science, Warangal, T.S India.
2. M.Tech Associate Professor, Chaitanya institute of technology and science, Warangal, T.S India.

### **Abstract:**

Through this paper our attempt is to give a onetime networking solution by the means of merging the VLSI field with the networking field as now a days the router is the key player in networking domain so the focus remains on that itself to get a good control over the network, Networking router today are with minimum pins and to enhance the network we go for the bridging loops which effect the latency and security concerns. The other is of multiple protocols being used in the industry today. Through this paper the attempt is to overcome the security and latency issues with protocol switching technique embedded in the router engine itself. This paper is based on the hardware coding which will give a great impact on the latency issue as the hardware itself will be designed according to the need. In this paper our attempt is to provide a multipurpose networking router by means of Verilog code, by this we can maintain the same switching speed with more secured way of approach we have even the packet storage buffer on chip being generated by code in our design in the so we call this as the selfindependent router called as the VLSI Based router. This paper has the main focus on the implementation of hardware IP router.

Keywords— Network-on-Chip;Simulation Router; FIFO; FSM; Register blocks

### 1. INTRODUCTION:

System on chip is a complex interconnection of various functional elements. It creates

communication bottleneck in the gigabit communication due to its bus based architecture. Thus there was need of system that explicit modularity and parallelism, network on chip possess many such attractive properties and solve the problem of communication bottleneck. It basically works on the idea of interconnection of cores using on chip network. The communication on network on chip is carried out by means of router, so for implementing better NOC, the router should be efficiently design. This router supports four parallel connections at the same time. It uses store and forward type of flow control and FSM Controller deterministic routing which improves the performance of router. The switching mechanism used here is packet switching which is generally used on network on chip. In packet switching the data transfers in the form of packets between cooperating routers and independent routing decision is taken. The store and forward flow mechanism is best because it does not reserve channels and thus does not lead to idle physical channels. The arbiter is of rotating priority scheme so that every channel once get chance to transfer its data. In this router both input and output buffering is used so that congestion can be avoided at both sides. As the functional verification decides the quality of the silicon, we spend 60% of the design cycle time only for the verification/simulation. In order to avoid the delay and meet the TTM, we use the latest verification methodologies technologies and accelerate verification process. This project helps one to



## **International Journal of Research (IJR)**

e-ISSN: 2348-6848, p- ISSN: 2348-795X Volume 2, Issue 07, July 2015

Available at http://internationaljournalofresearch.org

complete understand the functional verification process of complex ASICs an SoC's and it gives opportunity to try the latest methodologies, verification programming concepts like Object Oriented Programming of Hardware Verification Languages sophisticated EDA tools, for the high quality verification. A router is a device that forwards data packet across computer networks. Routers perform the data "traffic direction" functions on the Internet. A router is a microprocessor controlled device that is connected to two or more data lines from different networks. When a data packet comes in on one of the lines the router reads the address information in the packet to determine ultimate destination. Then. information in its routing table, it directs the packet to the next network on its journey." Three Port Network Router" has a one input port from which the packet enters. It has three output ports where the packet is driven out. Packet contains 3 parts. They are Header, data and frame check sequence. Packet width is 8 bits and the length of the packet can be between 1 byte to 63 bytes. Packet header contains three fields DA and length. Destination address (DA) of the packet is of 8 bits. The switch drives the packet to respective ports based on this destination address of the packets. Each output port has 8-bit unique port address. If the destination address of the packet matches the port address, then switch drives the packet to the output port, Length of the data is of 8 bits and from 0 to 63. Length is measured in terms of bytes. Data should be in terms of bytes and can take anything. Frame check sequence contains the security check of the packet. It is calculated over the header and data. A data packet is typically passed from router to router through the networks of the Internet until it gets to its destination computer. Routers also perform other tasks such as translating the data transmission protocol of the packet to the appropriate protocol of the next network.

### LITERATURE SURVEY

Channamal likarjuna Mattihalli et al in [1] give a networking solution by applying VLSI architecture techniques to router design for networking systems to provide intelligent control over the network. Attempt to provide a multipurpose networking router by means of Verilog code, thus we can maintain the same switching speed with more security as we embed the packet storage buffer on chip and generate the code as a self in dependent VLSI Based router. The approach will results in increased switching speed of routing per packet for both current trend protocols, which we believe would result in considerable enhancement in networking systems. Feng Liang et al in [2] proposed a novel test pattern generator (TPG) for built-in self-test. His method generates multiple single input change (MSIC) vectors in a pattern, i.e., each vector applied to a scan chain is an SIC vector. A reconfigurable Johnson counter and a scalable SIC counter are developed to generate a class of minimum transition sequences. The proposed TPG is flexible to both the test-perclock and the test-per-scan schemes. Results show that the produced MSIC

### **ARCHITECTURE:**

The Four Router Design is done by using of the three blocks the blocks are 8-Bit Register. Router controller and output block. the router controller is design by using FSM design and the output block consists of three FIFO'S combined together the FIFO'S are store packet of data and when u want to data that time the data read from the FIFO's. In this router design has three outputs that is 8-Bit size and one 8 bit data port it using to drive the data into router we are using the global clock and reset signals, and the err signal and suspended data signals are output's of the router .the FSM controller gives the err and suspended data in signals .this functions are discussed clearly in below FSM description

Available at http://internationaljournalofresearch.org

Given the strict contest deadline and the short implementation window we adopted a set of design principles to spend the available time as efficiently as possible. This document provides specifications for the Router is a packet based protocol. Router drives the incoming packet which comes from the input port to output ports based on the address contained in the packet. The router is a " Network Router" has a one input port from which the packet enters. It has three output ports where the packet is driven out. Packet contains 3 parts. They are Header, data and frame check sequence. Packet width is 8 bits and the length of the packet can be between 1 bytes to 63 bytes. Packet header contains three fields DA and length. Destination address (DA) of the packet is of 8 bits. The switch drives the packet to respective ports based on this destination address of the packets. Each output port has 8- bit unique port address. If the destination address of the packet matches the port address, then switch drives the packet to the output port, Length of the data is of 8 bits and from 0 to 63. CLength is measured in terms of bytes. Data should be in terms of bytes and can take anything. Frame check sequence contains the security check of the packet. It is calculated over the header and data. The communication on network on chip is carried out by means of router, so for implementing better NOC, the router should be efficiently design. This router supports three parallel connections at the same time. It uses store and forward type of flow control and Fsm Controller deterministic routing which improves the performance of route

#### CONCLUSION AND **FUTURE WORK:**

In this paper the code given in the output is put in the router at the same time. The proposed Robust Router will route packets at the same time at the same speed with improved run time in comparison to conventional design. The Robustness is

simulated with Model-Sim Tool with different Test Cases and the same code's Net List is Xilinx Tool for extracted with synthesizable code. The same can be taken to the SOC (System on chip) level with Cadences Encounter Tool. This paper used System verilog i.e., the technology used is direct test cases, randomized test case, ovm for verification even though the coverage is 100% there may be some errors which cannot be shown so in order to overcome this the new technology of System verilog i.e. OVM and UVM. In the coming future the Router can be done by using OVM and UVM.

### **REFERENCES:**

[1]"D. "MEMOCODE Chiou. 2011 Hardware/Software CoDesign Contest".https://ramp.ece.utexas.edu/redmine/ attachments/ DesignContest.pdf

- [2] Bluespec Inc, http://www.bluespec.com
- [3] Xilinx, "ML605 Hardware User Guide", http://www.xilinx.com/support/documentation /boards and kits/ug534.pdf.
- [4] Xilinx, "LogiCORE IP Processor Local (PLB) v4.6", http://www.xilinx.com/support/documentation i p documentation/plb v46.pdf.