

e-ISSN: 2348-6848, p- ISSN: 2348-795X Volume 2, Issue 11, November 2015

Available at http://internationaljournalofresearch.org

## Low Complexity Decoding Algorithms and Architectures for Non Binary LDPC Codes

### \*M.Sravan Kumar & \*\*A.Satheesh

\* M.TECH ,Dept of ECE, vaagdevi college of engineering Warangal Sravan.kumar9464@gmail.com \*\*Asst. prof Dept of vaagdevi college of engineering Warangal Satheesh343@gmail.com

### **Abstract**

In this paper we propose an integrated version of EMS (Extended Min-Sum) and layered turbo decoding in Low density Parity Check Codes. Algorithmic complexity and memory problems are the major problem faced in NB-LDPC. This can be reduced by EMS algorithm under logarithm domain in the order of  $(\mathbb{Z}_m \log_2 \mathbb{Z}_m)$ . Speed is increased by using layered turbo scheduled decoding algorithm. Efficient implementation of non-binary LDPC decoders is a progressing field which is updated currently. This paper is based on (1) the hardware implementation costs for NB-LDPC decoders with Galois field(8,16,128,256) on FPGA and (2) To set the noise threshold very close to the theoretical maximum (Shannon Limit).

Keywords: NB-LDPC; EMS; layered turbo scheduled decoding algorithm; BP

### Introduction

Coding is the conversion of information to another form for some purpose. Source Coding: The purpose is lowering the redundancy in the information. (e.g. ZIP, JPEG, MPEG2)Channel Coding: The purpose is to defeat channel noise. A low-density parity-check (LDPC) code is a linear error correcting code. It is a method of transmitting a message over a noisy transmission channel, and is constructed using a sparse bipartite graph. LDPC codes are capacityapproaching codes which means that practical constructions exist that allow the noise threshold to be set very close to the theoretical maximum (the Shannon limit) for a symmetric memory-less channel. LDPC codes are finding increased use in applications where reliable and highly efficient information transfer over bandwidth or returnchannel constrained links in the presence of datacorrupting noise is desired. These Lowdensity parity-check (LDPC) codes have received tremendous attention in the coding community because of their excellent error correction capability and near-capacity performance. Some

randomly constructed LDPC codes, measured in Bit Error Rate (BER), come very close to the Shannon limit for the AWGN channel (within 0.05 dB) with iterative decoding and very long block sizes (on the order of 106 to 107).

NB-LDPC codes can be decoded efficiently with message passing algorithms such as the belief propagation (BP) decoder, but the size of the messages varies in the order of the Finite field. Here  $n_m \ll q$ , we propose to store only  $n_m$ reliabilities instead of q in each message. The truncation of messages from q to nm values has to be done in an efficient way in order to reduce its impact on the performance of the code. It has been shown how GF (q) LDPC codes can outperform precisely engineered binary codes of dimension up to 2222 2 times bigger. An efficient hardware implementation of binary LDPC decoders is very well investigated. However, efficient hardware implementation of non-binary LDPC decoders is still an open issue, only a few publications exist so far. The authors of [2] present an FPGA implementation of a non flexible LDPC decoder for Galois field 8 only, in



e-ISSN: 2348-6848, p- ISSN: 2348-795X Volume 2, Issue 11, November 2015

Available at http://internationaljournalofresearch.org

logarithm domain. In [3] hardware architecture for the suboptimal extendedmin- sum (EMS) algorithm from [4] is presented, but implementation data are missing.


In this paper Section 1 discusses about the algorithm in which the layered algorithm and minsum algorithm are integrated. Section 2 is about the implementation of the architecture in FPGA kit and Section 3 deals with implementation in FPGA kits and Section 4 is about the simulation results obtained.

### Algorithm Layered decoding algorithm

A good trade off between design complexity and decoding throughput is partially parallel decoding by grouping a certain number of variable and check nodes into a cluster for parallel processing. Furthermore, the layered decoding algorithm [6] can be applied to improve the decoding convergence time by a factor of two and hence increases the throughput by 2x. The structured QC-LDPC code makes it effectively suitable for efficient VLSI implementation by significantly simplifying the memory access and message passing. As shown in Fig. 1(b), the PCM can be viewed as a group of concatenated horizontal layers, where the column weight is at most 1 in each layer due to the cyclic shift structure. The belief propagation algorithm is repeated for each horizontal layer and the updated APP (a posteriori probability) messages are passed between layers. Let Mij denote the check node LLR (Loglikelihood ratios) messages sent from the check node i to the variable node j. Let L (pij) denote the variable node LLR messages sent from the variable node j to the check node i. Let  $L(p_i)$  (j = 1, ..., N) represent the APP messages for all the variable nodes (coded bits) which are initialized with the channel messages (assuming BPSK on AWGN channel) for each code bit j by 2rj/22, where 22 is the noise variance and ri is the received A Novel Decoding Approach for Nonbinary LDPC Codes 135

value. For each variable node j inside the current horizontal layer, messages L (p<sub>ij</sub>) that correspond to a particular check equation i are computed according to:

$$L(p_{ij}) = L(p_j) - M_{ij}.$$



**Figure 1:** Parity check matrix and its factor Graph representation.

For each check node i, messages Mij, corresponding to all variable nodes j that participate in a particular parity-check equation, are computed according to: The APP messages in the current horizontal layer are updated by:

$$L(p_i) = L(p_{ij}) + M_{ij}.(3) 136$$

V - Variable node

 $\ensuremath{n_{m}}$  - largest values of messages at the Input of check node

 $V_{p(i)v}\mbox{ - }$  set of messages entering into a variable node v

U<sub>vp(i)</sub> - output messages of variable node

V<sub>cp(i)</sub> - input messages of check node

U<sub>p(i)c</sub> - output messages of check node

d<sub>v</sub> - degree of variable node

dc - degree of check node



e-ISSN: 2348-6848, p- ISSN: 2348-795X Volume 2, Issue 11, November 2015

Available at http://internationaljournalofresearch.org

# Min-sum algorithm and fixed-point implementation

The belief propagation algorithm [7] is the most powerful iterative soft decoding algorithm for LDPC codes. But due to its high design complexity in (5), many implementations for decoding LDPC codes are based on the modified (normalized or offset) min-sum algorithm because of its satisfactory performance and simple implementation [8]. By applying the offset min-sum algorithm, equation (2) is reduced to

### **Implementation**

As shown in Fig.3, the PE inputs are wr elements comprising of L (pj) and Mij, where wr is the number of nonzero values in each row of the PCM. L (pij) is calculated based on (1). The sign and magnitude of L (pii) are processed based on (4) to generate new Mij. Then the L (pij) is added to the Rij to generate new L (pj) (wr of them) based on (3). The outputs (L (pj) and Mij) of all the Px PEs are concatenated and stored in one address of the APP and Check memories. For each layer's sub-iteration, it takes about 2wr clock cycles to process, so the decoding throughput is where R is the code rate and E is the total number of edges between all variable nodes and check nodes in the seed matrix. Clearly, the throughput would be linearly proportional to the expansion factor Px for a given seed matrix.




Figure 3: Processing Element




Figure 4: Parallel Architecture for LDPC decoders

Fig.4.shows the parallel architecture for LDPC decoders, where passing of messages and updating of messages can be clearly understood. The characteristics of parallel architecture are

- ☐ High Throughput Efficiency
- ☐ Improved Power Efficiency
- $\ \ \Box \ Complex \ Interconnect$
- $\hfill\Box$  Improved error rate performance

Table 1: Code Rate versus seed matrix

Rate	H <sub>seed</sub>	Rate	H <sub>seed</sub>	Rate	H <sub>seed</sub>
1/4	18×24	3/5	10×25	5/6	4×24
1/3	16×24	2/3	8×24	7/8	3×24
2/5	15×25	3/4	6×24	8/9	3×27
1/2	12×24	4/5	5×25	9/10	3×30

The decoding throughput can be further improved by overlapping the decoding of two layers using a pipelined method. The decoding of each layer of the parity check matrix is performed in two



e-ISSN: 2348-6848, p- ISSN: 2348-795X Volume 2, Issue 11, November 2015

Available at http://internationaljournalofresearch.org

stages: 1) Memory read and min-sum calculation and 2) Memory write back. However, due to the possible data dependence between two consecutive layers (there is no data dependency inside each layer because the column weight is at most 1 in each layer), a pipelining data hazard might occur.




Figure 5(a): Two layer pipeline decoding

The simulation result of the implementation part is done with Xilinx software. The above processing element is simulated and synthesized. Spartan 3 kit is used for implementation of non-binary LDPC decoders.

### **Figure**




Figure 5(b): Layout of pipelined decoder

#### Conclusion

From the Simulation result it is so obvious that the NB LDPC in GF(16) with EMS and turbo layered approach under log-like hood domain is giving best performance and in simulation and synthesis of LDPC. Fig (3) gives the idea of processing element of LDPC encoder For 2 bit of operation. Fig (6) and (7) plots the Generator and Parity check matrices for 10X 15. Decoding done by EMS algorithm and the result is shown in Fig (8) Iterative BP. Decoding error in reduced when the iteration EMS (modified BP) algorithm. The synthesis results from Xilinx software is shown in Table 1 and 2 and the number of LUT is utilized only 2% for this hardware implementation. Hence the Hardware complexity is also reduced

### References

- [1] Timo Lehnigk-Emden, Norbert Wehn "Complexity Evaluation of Non-binary Galois Field LDPC Code Decoders" in 2010 6th International Symposium on Turbo Codes& Iterative Information Processing,
- [2] C. Spagnol, W. Marnane, and E. Popovici, "FPGA Implementations of LDPC over GF(2m) Decoders," in Proc. IEEE Workshop on Signal Processing Systems, Oct. 2007, pp. 273-278.
- [3] A. Voicila, F. Verdier, D. Declercq, M. Fossorier, and P. Urard, "Architecture of a low-complexity non-binary LDPC decoder for high order fields," in Proc.
- [4] A. Voicila, D. Declereq, F. Verdier, M. Fossorier, and P. Urard, "LowComplexity, Low-Memory EMS Algorithm for Non-Binary LDPC Codes" in Proc.
- [5] M. Karkooti, P. Radosavljevic, and J. R. Cavallaro, "Configurable, High Throughput, Irregular LDPC Decoder Architecture:Tradeoff Analysis and Implementation,"
- [6] M. M. Mansour and N. R. Shanbhag, "High-throughput LDPC decoders," IEEE Transactions



e-ISSN: 2348-6848, p- ISSN: 2348-795X Volume 2, Issue 11, November 2015

Available at http://internationaljournalofresearch.org

on Very Large Scale Integration (VLSI) Systems, vol. 11, pp. 976–996, Dec. 2003.

- [7] R. Gallager, "Low-density parity-check codes," IEEE Transactions on Information Theory, vol. 8, pp. 21–28, Jan. 1962.
- [8] J. Chen, A. Dholakia, E. Eleftheriou, M. Fossorier and X. Hu, "Reduced- Complexity Decoding of LDPC Codes," IEEE Transactions on Communications, vol. 53, pp. 1232–1232, 2005.

**AUTHOR 1:-**

\* M.SRAVAN KUMAR completed her B tech in college of balaji institute of technology and science and pursuing M-Tech in vaagdavi college of engineering WARANGAL Sravan.kumar9464@gmail.com

### **AUTHOR 2:-**

Mr. A.SATHEESH is working as Assot. prof in Dept of Ece Vaagdevi college of engineering, bollikunta, Warangal with 3 years of teaching experience Satheesh343@gmail.com