

# A Carrier-Based Neutral Voltage Modulation Strategy for Eleven Level Cascaded Inverter under Unbalanced Dc Sources

# Yarramsetti Veera Manikanta Swamy

PG Scholar, Nova College Of Engineering And Technology Jangareddy Gudem , Department Of Electrical And Electronics Engineering , JNTUK Andhrapradesh, India Mr.A.SuryanarayanaBabu

Nova College Of Engineering And Technology Jangareddy Gudem , Department Of Electrical And Electronics Engineering , JNTUK Andhrapradesh, India.

#### Abstract—

This paper proposes a pulsewidth-modulation strategy to achieve balanced line-to-line output voltages and to maxi- mize the modulation index in the linear modulation range where the output voltage can be linearly adjusted in the multilevel cascaded inverter (MLCI) operating under conditions. unbalanced dc-link In these conditions, the linear modulation range is reduced, and a significant output voltage imbalance may occur as voltage references increase. In order to analyze these effects, the voltage vector space for MLCI is evaluated in detail. From this analysis, the theory behind the output voltage imbalance is explained, and the maximum linear modulation range considering an unbalanced dc-link condition is evaluated. After that, a neutral voltage modulation strategy is proposed to achieve output volt- age balancing as well as to extend the linear modulation range up to the maximum reachable point in theory. In the proposed method, too large of a dc-link imbalance precludes the balancing of the output voltages. This limitation is also discussed. Both the simulations and the experiments for a Eleven-level phase-shifted modulated MLCI for electric vehicle traction motor drive show that the proposed method is able to balance line-toline output voltages as well as to maximize the linear modulation range under the unbalanced dc-link conditions.

*Index Terms*—Harmonic injection; multilevel cascaded invert- ers (MLCIs); neutral voltage modulation (NVM); phase-shifted (PS) modulation; space vector pulsewidth modulation (PWM) (SVPWM)

#### I. INTRODUCTION

MULTILEVEL inverters enable the synthesis of a sinusoidal output voltage from several steps of voltages. For this reason, multilevel inverters have low dv/dtcharacteristics and generally have low harmonics in the output voltage and current. In addition, the switching of very high voltages can be achieved by stacking multilevel inverter modules. Due to these advantages, multilevel inverters have been applied in various application fields. Among various topologies for multilevel inverters, the multilevel cascaded inverter (MLCI) structure is one of the prominent topologies because of its simple structure for modularization and faulttolerant capability. Therefore, MLCIs are used for many applications, such as dynamic voltage synchronous static compensator restorer. high-voltage energy storage (STATCOM), device, photovoltaic inverters, medium-voltage drives, electric vehicle (EV) traction drives, and so on. In MLCI applications, a modulation strategy to generate gating signals is very crucial to achieve high-performance control. Regarding this issue, many studies have been conducted, and they are roughly categorized into multilevel selective harmonic elimination pulse width modulation

(PWM) (SHEPWM), multilevel carrier-based PWM, and multilevel space vector PWM (SVPWM) methods. Generally, a carrier-based PWM or SVPWM is preferred in applications such as motor drives, where dynamic properties are very important, whereas SHEPWM is preferred in some high-power static power conversion applications. An SVPWM method



has been studied to cover the over modulation range in the multilevel inverter.

To reduce the common-mode voltage, a multilevel SVPWM has been proposed. The series SVPWM method has been reported to easily implement SVPWM for the MLCI. An SVPWM is proposed for hybrid inverters consisting of neutral point clamp and H-bridge inverters to improve output voltage quality and efficiency. As with two-level inverters, it is also possible to implement carrier-based SVPWMs which are equivalent to traditional SVPWMs by injecting a common offset voltage to the threephase references. Some methods to calculate the offset voltages to achieve the optimal space vector switching sequence are addressed. The performances of a carrier-based PWM and an SVPWM are compared, and a PWM scheme is proposed to obtain an optimal output voltage in the multilevel inverter. On the other hand, MLCIs require separated dc links. Therefore, if there is one or more faults present in the dc links in each phase, or if the voltage magnitudes of the dc links are unequal, the output voltage of the MLCI can be unbalanced without proper compensation. To resolve this issue, some studies have been conducted.

It is shown that the available modulation index is reduced under faulty conditions on switch modules in multilevel inverters, and compensation algorithms are proposed for phasedisposition PWM and phase-shifted (PS) PWM cases. For a STATCOM application, a zero sequence voltage to decouple a three-phase MLCI into three single-phase MLCIs is applied as well as zero average active power techniques to operate the MLCI under unbalanced source or load conditions. Reference explains why the optimum angles and modulation indexes are necessary to obtain maximum balanced load voltages in the MLCI undergoing a fault on switching modules. A neutral voltage shifting technique has been introduced for balancing the state of charge in the MLCI-based battery energy storage system. A duty cycle modification method has been proposed to compensate an output voltage imbalance caused by single-phase power fluctuations.

Reference has shown that a zero sequence component helps to obtain the maximum balanced output voltages in a fault condition. An offset voltage injection technique is studied to balance the output voltage of the MLCI, but the use of an integrator in the compensation method mav reduce dynamic characteristics in applications such as EV motor drives. Recently, the multilevel multiphase feed forward space vector modulation technique called MFFSVM is proposed to compensate the voltage imbalances in MLCIs. In this paper, a carrier-based PWM strategy to balance line to line output voltages and to maximize the linear modulation range where the output voltage can be linearly controlled in the MLCI operating under unbalanced dc-link conditions is proposed. In unbalanced dc-link conditions, the maximum synthesizable voltage in each phase is not uniform. Consequently, the linear modulation range is reduced, and a significant output voltage imbalance may occur as output voltage references increase. In order to analyze the imbalance effect, the voltage vector space for the MLCI is evaluated in detail. From this analysis, the theory behind the output voltage imbalance is explained, and the maximum linear modulation range considering unbalanced dc sources is evaluated. After that, а neutral voltage modulation (NVM) strategy is proposed to achieve output voltage balancing as well as to extend the linear modulation range up to the maximum reachable point in theory. In the proposed method, the neutral voltage reference, which considers a zero sequence voltage to compensate the output voltage imbalance, and an offset voltage to extend the linear modulation range are easily obtained through simple arithmetic calculations. In the proposed method, too large of a dc-link imbalance precludes the output voltages from being balanced. This limitation is also discussed. In addition, a faulttolerant operation is naturally covered, because the MLCI undergoing an unbalanced dc-link condition can be considered as an MLCI operating under a faulty condition on switch modules. Compared to the existing methods, the proposed strategy is very simple to implement, compensates the output voltage imbalance in real time, and maximizes the voltage utilization of the



International Journal of Research (IJR) e-ISSN: 2348-6848, p- ISSN: 2348-795X Volume 2, Issue 12, December 2015 Available at http://internationaljournalofresearch.org

dc links. Therefore, if this scheme is applied to applications such as EV traction drive systems, the dynamic characteristics can be greatly improved. This paper is organized as follows. In Section II, the voltage vector space for the oneby-three configuration MLCI is analyzed for a conceptual study. The proposed modulation strategy is addressed in Section III. In Sections IV and V, the simulations and the experimental results on the two-by-three MLCI are presented. Section VI concludes this paper.

## MODELLING OF CASE STUDY

## II. SYSTEM CONFIGURATION AND VOLTAGE VECTORSPACE ANALYSIS

A. Configuration of MLCI for EV Traction Motor Drive

Fig. 1 shows the EV traction motor drive system that is dealt with in this paper. In this configuration, various power ratings can be easily implemented by configuring the number of the single H-bridge modules according to a required specification such as a neighborhood EV, full-size sedan, and so on. Here, each Hbridge module incorporates voltage and current sensing circuitries, gate drivers. and communication interfaces between the module itself and the main controller. In addition, battery cells can be also included in the H-bridge module. The unipolar modulation technique is applied between two switching legs in the Hbridge module. Consequently, the effective switching frequency in each H-bridge module is twice the carrier frequency. In addition to this, the well-known PS modulation technique is used interleaving to implement and multilevel operation. Therefore, the effective switching frequency fsw in a phase is

$$fsw = 2N \times fc$$
 (1)

Where *N* and *fc* represent the number of the H-bridge modules in each phase and the carrier frequency of PWM, respectively. As an example, Fig. 2 shows the carriers for each module, the duty cycles in unipolar modulation, and the output voltage when N = 2. B. Voltage Vector Space Analysis

When the dc-link voltage of a single Hbridge module is Vdc, the output voltage vpn has three states, i.e., Vdc, 0, and -Vdc,



Fig. 2. Unipolar and phase shift modulation for single H-bridge module.



Fig. 3. Output voltage of a single H-bridge module.



#### Fig. 4. One-by-three configuration MLCI.

As shown in Fig. 3. By adopting the concept of a switching function, it can be represented as

$$v_{pn} = S_p V_{dc}$$
  
$$S_p \in \{-1, 0, 1\}_{p=a, b, or, c}$$
(2)

Where Sp is a switching function and p can be replaced with a, b, or c, which represent the phases. Fig. 4 shows a simple one-by-three configuration MLCI. For voltage vector space analysis, the main concept is derived from this simple topology, and then, it is expanded to more



levels. In Fig. 4, there are two neutral points s and n in the MLCI. Here, the voltage between the output point of each phase and the neutral point n is defined as the pole voltage. The pole voltages are represented as *van*, *vbn*, and *vcn*. The voltage between the output point of each phase and the load side neutral point s is specified as the phase voltage. The phase voltages include *vas*, *vbs*, and *vcs*. By using this concept, the voltage between the two neutral points is defined as *vsn* and can be written as

$$v_{sn} = -v_{as} + v_{an} = -v_{bs} + v_{bn} = -v_{cs} + v_{cn}.$$
(3)

By using the condition that the sum of all phase voltages is zero because the load does not have a neutral line, *vsn* is rewritten as

$$v_{sn} = \frac{1}{3}(v_{an} + v_{bn} + v_{cn}).$$
(4)



(b)

# Fig. 5. Voltage vector space of one-by-three configuration MLCI.

By substituting (4) into (3), the phase voltage of each phase is represented as follows by using the relationship defined in (2):

$$v_{as} = \frac{2}{3} S_a V_{dc\_a} - \frac{1}{3} S_b V_{dc\_b} - \frac{1}{3} S_c V_{dc\_c}$$

$$v_{bs} = -\frac{1}{3} S_a V_{dc\_a} + \frac{2}{3} S_b V_{dc\_b} - \frac{1}{3} S_c V_{dc\_c}$$

$$v_{cs} = -\frac{1}{3} S_a V_{dc\_a} - \frac{1}{3} S_b V_{dc\_b} + \frac{2}{3} S_c V_{dc\_c}.$$
(5)

If the magnitudes of three dc links are balanced so that  $Vdc_a$ ,  $Vdc_b$ , and  $Vdc_c$  have the same value Vdc, the voltage vector space in  $\alpha - \beta$  coordinates is defined in Fig. 5(a) by using (5). In the figure, underbars indicate that the switching function has the value of -1. A part of the hexagon in Fig. 5(a) is shown in Fig. 5(b). In this figure, the vectors v010 and v111 are placed at the same reference axis, phase b. However, the constituents of those vectors are different. For v010, this vector can be synthesized without the other two phases' assistance. However, v111 cannot be produced without other vectors according to (5). From this, let the vectors which do not require other two phases' assistance to be defined as "the independent vectors." Similarly, the vectors which require other phases' support defined as "the dependent vectors." are According to these definitions, v100, v001, and v010 are the independent vectors, while v111, v111, and v111 are the dependent vectors in Fig. 5(b). Fig. 5(a) also compares the regions that can be composed by the independent



**International Journal of Research (IJR)** 

e-ISSN: 2348-6848, p- ISSN: 2348-795X Volume 2, Issue 12, December 2015 Available at http://internationaljournalofresearch.org



Fig. 6. Voltage vector space in an unbalanced dclink condition.



Fig. 7. Comparison of the voltage vector space under different dc-link ratios.

(a) 
$$Vdc_a < Vdc_b = Vdc_c$$
. (b)  $Vdc_b < Vdc_a < Vdc_c$ .

and the dependent vectors. Unlike traditional three-phase half bridge inverters, the independent vectors can be fully applied in a switching period because the dc links in each of the three phases are separated in the given system. It should be noted that the maximum voltage is decided by the dependent vectors in the entire voltage vector space. Now, let us consider the case when a three-phase load is supplied by unequal dc links. Fig. 6 shows an extremely unbalanced case where  $Vdc_a$  is half of the others. If  $Vdc_a$ decreases, the magnitudes of the independent vectors in phase a are also reduced. As a result, the magnitude of v100 is decreased. Here, the phase angle of v111, which is the sum of v010, v100, and v001, is no longer matched with the angle of the independent vectors in phase b from the figure. As shown in the figure, if the magnitudes of the independent vectors are reduced, the available voltage vector space is also reduced, and the angles of the dependent vectors are no longer multiples of 60°. Using these properties, the voltage vector spaces in two different cases are compared in Fig. 7. In Fig. 7(a), Vdc a has a lower value than the others. In Fig. 7(b), all three dc links have different voltages. As it can be seen in Fig. 7, the original shape of the hexagon is distorted in both cases. This means that the trajectory of the maximum output voltage vector in the  $\alpha - \beta$  coordinates is also distorted according to the shape of the hexagon in each. On the other hand, the magnitude of the maximum modulation index in the linear modulation range in a given hexagon corresponds to the radius of the inner circle which is inscribed in the hexagon. As shown in Fig. 7, the radius is changed as the hexagon distorts, and the achievable linear modulation range is also altered. Here, the maximum amplitude of the phase voltage Vph max in the linear modulation range is defined as

$$V_{\rm ph\_max} = V_m \left( V_{\rm dc\_max} \frac{\sqrt{3}}{2} \right)$$

$$V_m = \begin{pmatrix} 4 \\ 3 \\ -\frac{2}{3} \frac{V_{\rm dc\_max} - V_{\rm dc\_mid}}{V_{\rm dc\_max}} \\ -\frac{2}{3} \frac{V_{\rm dc\_max} - V_{\rm dc\_min}}{V_{\rm dc\_max}} \\ -\frac{2}{3} \frac{V_{\rm dc\_max} - V_{\rm dc\_max}}{V_{\rm dc\_max}} \\ -\frac{2}{3} \frac{V_{\rm dc\_max} - V_{\rm dc\_max}} \\ -\frac{2}{3} \frac{V_{\rm dc\_max} - V_{\rm$$

Where Vdc\_max, Vdc\_mid, and Vdc\_min represent the maximum, medium, and minimum voltages among the dc links. In fact, (6) can be simplified as

$$V_{\rm ph\_max} = \frac{V_{\rm dc\_mid} + V_{\rm dc\_min}}{\sqrt{3}}.$$
(7)

It should be noted that Vph\_max is the maximum synthesizable voltage in the linear modulation range in the MLCI undergoing unbalanced dc-link conditions. From (7), it can be recognized that Vph\_max is determined by Vdc\_mid and Vdc\_min. If all dc links are well balanced so that Vdc\_mid and Vdc\_min have identical values, (7) is rewritten as



$$V_{\rm ph\_max} = \frac{2}{\sqrt{3}} V_{\rm dc}.$$
(8)

This is exactly double the maximum synthesizable voltage in the linear modulation range of a traditional three-phase half bridge inverter. In fact, the inverter in Fig. 4 is considered as a three-phase full-bridge inverter which is fed by independent dc links. To extend the proposed approach to the multistage MLCI using PS modulation, the total dc-link voltage per phase is represented as

$$V_{dc\_p} = \sum_{j=1}^{N} V_{dc\_p(j)_{p=a,b,orc}}$$
(9)

where *p* represents a certain phase among phases *a*, *b*, and *c*, *N* is the number of the power stage modules in each phase, and *j* represents the index of a power stage module in each phase. In the multistage MLCI, (9) is utilized to obtain  $Vdc_max$ ,  $Vdc_mid$ , and  $Vdc_min$ . After that, (7) is still applied.

#### III. PROPOSED MODULATION TECHNIQUE

In Section II, the maximum synthesizable voltage in the linear modulation range was evaluated under the unbalanced dc links. In this section, a method is proposed to realize the maximum modulation index in the linear modulation range under these conditions.

# A. Traditional Offset Voltage Injection Method:

*The* offset voltage injection scheme is a popular technique in three-phase half-bridge inverter applications. The theory behind this is that an offset voltage is incorporated with phase voltage



Fig. 8. Implementation of the NVM method.

references to implement various PWM schemes in carrier-based PWM by using the fact that lineto-line voltages are applied to a three-phase load [43], [44]. For example, the offset voltage  $v^* sn$ is injected to the phase voltage references  $v^*as$ ,  $v^*bs$ , and  $v^*cs$  to implement carrier-based SVPWM as in

$$v_{sn}^{*} = \frac{v_{\max}^{*} + v_{\min}^{*}}{2} \qquad v_{\max}^{*} = \max\left(v_{as}^{*}, v_{bs}^{*}, v_{cs}^{*}\right)$$
(10)
$$v_{\min}^{*} = \min\left(v_{as}^{*}, v_{bs}^{*}, v_{cs}^{*}\right).$$

Then, the pole voltage references  $v^*$  *an*,  $v^*bn$ , and  $v^*cn$ , which will be converted to PWM duty references, are

$$v_{an}^{*} \!=\! v_{as}^{*} \!-\! v_{sn}^{*} \quad v_{bn}^{*} \!=\! v_{bs}^{*} \!-\! v_{sn}^{*} \quad v_{cn}^{*} \!=\! v_{cs}^{*} \!-\! v_{sn}^{*}.$$

# (11)

However, the aforementioned technique may not maximize the linear modulation range in MLCI undergoing unbalanced dc-link conditions.

#### B. Proposed NVM Method

If the dc links in an MLCI are unbalanced and the traditional offset voltage injection methods are utilized, the three-phase output voltages may become distorted as the phase voltage reference approaches Vph\_max. This is because the traditional methods are not considering unbalanced dc-link conditions. Therefore, even if a phase can synthesize an



output voltage reference in the linear modulation range, the other phases can be saturated or go into the ove rmodulation region. In this situation, a neutral voltage can be produced by the saturated or overmodulated phase. In order to resolve this issue and to synthesize the output voltage to Vph\_max in the linear modulation range, the NVM technique is proposed in this paper. Fig. 8 shows the concept of the proposed NVM technique. Here, a neutral voltage between the two neutral points n and s in Fig. 4 is modulated to compensate the output voltage imbalance caused by unbalanced dc-link conditions. To do this, first, the weight constant *Kw* is defined as

$$K_w = \frac{V_{\rm dc\_mid} + V_{\rm dc\_min}}{2}.$$
(12)

By using (12), the weight factors are calculated as

$$K_{w\_a} = \frac{K_w}{V_{dc\_a}} \qquad K_{w\_b} = \frac{K_w}{V_{dc\_b}} \qquad K_{w\_c} = \frac{K_w}{V_{dc\_c}}$$
(13)

where  $Kw\_a$ ,  $Kw\_b$ , and  $Kw\_c$  represent the weight factors for phases *a*, *b*, and *c*, respectively. Next, the weight factors are multiplied by the phase voltage references, and the new references  $v\_as$ ,  $v\_bs$ , and  $v\_cs$  are obtained as

$$v'_{as} = K_{w\_a} v^*_{as} \qquad v'_{bs} = K_{w\_b} v^*_{bs} \qquad v'_{cs} = K_{w\_c} v^*_{cs}.$$
(14)

It should be noted that, depending on dclink conditions, the sum of  $v_as$ ,  $v_bs$ , and  $v_cs$ may not be zero. By using these components, the injected voltage  $v_sn$  and the pole voltage references are given as

$$v'_{\max} = \max(v'_{as}, v'_{bs}, v'_{cs}) \qquad v'_{\min} = \min(v'_{as}, v'_{bs}, v'_{cs})$$
(15)
$$v'_{sn} = \frac{v'_{\max} + v'_{\min}}{2} \qquad \begin{bmatrix} v^*_{an} \\ v^*_{bn} \\ v^*_{m} \end{bmatrix} = \begin{bmatrix} v^*_{as} - v'_{sn} \\ v^*_{bs} - v'_{sn} \\ v^*_{ss} - v'_{sn} \\ v^*_{ss} - v'_{sn} \end{bmatrix}.$$

From (15), the line-to-line voltages across each phase of the load are represented as

$$\begin{bmatrix} v_{ab}^{*} \\ v_{bc}^{*} \\ v_{ca}^{*} \end{bmatrix} = \begin{bmatrix} v_{an}^{*} - v_{bn}^{*} \\ v_{bn}^{*} - v_{cn}^{*} \\ v_{cn}^{*} - v_{an}^{*} \end{bmatrix} = \begin{bmatrix} v_{as}^{*} - v_{sn}^{*} - v_{bs}^{*} + v_{sn}^{'} \\ v_{bs}^{*} - v_{sn}^{*} - v_{cs}^{*} + v_{sn}^{'} \\ v_{cs}^{*} - v_{sn}^{*} - v_{as}^{*} + v_{sn}^{'} \end{bmatrix}$$
$$= \begin{bmatrix} v_{as}^{*} - v_{bs}^{*} \\ v_{bs}^{*} - v_{cs}^{*} \\ v_{bs}^{*} - v_{cs}^{*} \\ v_{cs}^{*} - v_{as}^{*} \end{bmatrix}.$$
(16)

As it can be seen in (16),  $v_{sn}$  does not appear in the line-toline voltages, and it is still considered as a hidden freedom of voltage modulation. Now, let us consider the role of the weight factors  $Kw_a$ ,  $Kw_b$ , and  $Kw_c$ , which are inversely proportional to the corresponding dc-link voltage. For convenience, let us assume that the magnitudes of the dc-link voltage are under the following relationship:

$$V_{dc\_a} < V_{dc\_b} < V_{dc\_c}.$$
(17)

Then, from (13) and (17)

$$K_{w\_a} > K_{w\_b} > K_{w\_c}$$
  $K_{w\_a} > 1$   
 $K_{w\_b}, K_{w\_c} < 1.$  (18)

Equation (18) gives

$$|v'_{as}| > |v^*_{as}|$$
  $|v'_{bs}| < |v^*_{bs}|$   $|v'_{cs}| < |v^*_{cs}|$ .  
(19)

From (15) and (19), it can be recognized that, if v'as, whose dc-link voltage is less than the others, is corresponding to v'max or v'min, the absolute value of v'sn is greater than v\*sn in (10). On the other hand, the final pole voltage references v\*an, v\*bn, and v\*cn are calculated by subtracting v'sn from the original phase voltage references v\*as, v\*bs, and v\*cs as in (15). From this reasoning, in this example, it is supposed that, if v'as is corresponding to v'max, then the final pole voltage references v\*an, v\*bn, and



**International Journal of Research (IJR)** e-ISSN: 2348-6848, p- ISSN: 2348-795X Volume 2, Issue 12, December 2015

Available at http://internationaljournalofresearch.org

*v\*cn* are less than the original pole voltage references



Fig. 9. Comparison of modulated waveforms. (I) Without v\*sn. (II) Traditional carrier-based SVPWM. (III) Proposed NVM with Vdc\_a = 0.275 Vdc, Vdc\_b = Vdc, and Vdc\_c = Vdc. (IV) Proposed NVM with Vdc\_a = 0.2 Vdc, Vdc\_b = Vdc, and Vdc\_c = Vdc.

which are not considering v'sn but  $v^*sn$ . On the contrary, if *v*'*cs* is *v*'max, then the final pole voltage references are greater than the original pole voltage references. By using this the proposed method reduces the principle, portion of the phase whose dc-link voltage is smaller than the others and increases the utilization of the phase in which the dc-link voltage is greater than those of the other phases. However, as it can be seen in(16), v'sn does not affect the line-to-line voltages. Therefore, the line-to-line voltage is the same as the one derived from the original phase voltage reference. From this analysis, the proposed method enables the maximum synthesizable modulation index in the linear modulation range under the unbalanced dc-link conditions to be achieved. In addition to this, if all of the dc-link voltages are well balanced so that  $Vdc_a$ ,  $Vdc_b$ , and  $Vdc_c$  are equal to Vdc.

$$V_{\rm dc\_mid} = V_{\rm dc\_min} = V_{\rm dc}.$$
(20)

By substituting (20) into (12)–(14)

$$K_{w} = \frac{V_{dc\_mid} + V_{dc\_min}}{2} = V_{dc}$$

$$K_{w\_a} = K_{w\_b} = K_{w\_c} = 1$$

$$v'_{as} = v^{*}_{as} \quad v'_{bs} = v^{*}_{bs} \quad v'_{cs} = v^{*}_{cs}.$$
(21)

Equation (21) shows that the proposed method gives the same voltage references as the traditional method under balanced dc-link conditions.

#### C. Constraints of the Proposed Method

In this section, the limitation of how unbalanced dc links can be while still being compensated by the proposed method is evaluated. Fig. 9 shows the modulated voltage waveforms with different modulation methods and dc-link conditions. In the figure, cases I and II show the results of traditional sinusoidal PWM (SPWM) and carrier-based SVPWM, while cases III and IV illustrate the waveforms of the proposed method with different ratios of dc-link voltages. The fundamental idea to examine the limitation of the proposed method is to evaluate what conditions bring the different polarities between the original voltage reference and the modified voltage reference by using the proposed method. In Fig. 9, the vertices at  $\pi/2$  and  $3\pi/2$  rad almost come in contact with, but do not cross, the zero point. However, the directions of the vertices are opposite the original phase voltage reference in case IV. This means that an excessive and unnecessary voltage is injected into the system. As a result,



Fig. 10. Comparison of the duty references and the carriers



**International Journal of Research (IJR)** 

e-ISSN: 2348-6848, p- ISSN: 2348-795X Volume 2, Issue 12, December 2015 Available at http://internationaljournalofresearch.org



Fig. 11. Comparison of the voltage vector trajectories.

The maximum linear modulation range is reduced, and the line to line voltage may be distorted. With this basic concept, it is assumed that a phase which has the lowest dc-link voltage commands  $v^*$ max and a phase which has the highest dc-link voltage commands  $v^*$ min to examine a worst case situation. From (14) and (15), the following equations can be established:

$$v'_{\max} = \frac{V_{dc\_mid} + V_{dc\_min}}{2V_{dc\_min}} v^*_{\max}$$
$$v'_{\min} = \frac{V_{dc\_mid} + V_{dc\_min}}{2V_{dc\_max}} v^*_{\min}$$
$$v'_{sn} = \frac{v'_{\max} + v'_{\min}}{2}.$$
(22)

By using (22), the pole voltage reference which is considered as the worst case is

$$v_{\max_n}^* = v_{\max}^* - \frac{v_{\max}' + v_{\min}'}{2}.$$
(23)

By substituting (22) into (23), we have

$$v_{\max\_n}^* = \left(1 - \frac{V_{dc\_mid} + V_{dc\_min}}{4V_{dc\_min}}\right) v_{\max}^* - \frac{V_{dc\_mid} + V_{dc\_min}}{4V_{dc\_max}} v_{\min}^*.$$
(24)



Fig. 12. Seven Level Outputs, Simulation result of traditional SPWM, traditional SVPWM, and the proposed method.

	~~~	~~~	~~~~	<b>~~</b>
			-	-
-	,	~~~	win	~~~
		<u>whw</u>	<u>antra</u>	
		-^^i/^^i	$\sim \sim $	MA.
5475476		MM	AAA	WAV -
E.mon	minin	mini	mm	innin i

Fig. 13. Eleven Level Outputs, Simulation result of traditional SPWM, traditional SVPWM, and the proposed method.

Unless all three-phase voltage references are not zero simultaneously, near a positive peak of the original voltage reference, the sufficient condition which guarantees the same polarity between  $v^*$  max and  $v^*$ min is established as follows:



**International Journal of Research (IJR)** 

e-ISSN: 2348-6848, p- ISSN: 2348-795X Volume 2, Issue 12, December 2015 Available at http://internationaljournalofresearch.org

$$v_{\max_n}^* > 0$$
  $v_{\max}^* > 0$   $v_{\min}^* < 0.$ 
(25)

By substituting (24) into the first condition in (25), the following condition can be written:

$$k_1 v_{\max}^* > k_2 v_{\min}^* \qquad k_1 = 1 - \frac{V_{dc\_min} + V_{dc\_min}}{4V_{dc\_min}}$$

$$k_2 = \frac{V_{dc\_mid} + V_{dc\_min}}{4V_{dc\_max}}.$$
(26)

Here, it is obvious that  $k^2$  is always positive. Therefore, as long as  $k^1$  is positive, the condition (26) is always satisfied, and  $k^1$  can be rearranged as follows:

$$k_1 = \left(\frac{3V_{\rm dc\_min} - V_{\rm dc\_mid}}{4V_{\rm dc\_min}}\right).$$
(27)

Equation (28) is then directly obtained from (27) to ensure that k1 will always be positive

$$V_{\rm dc\_min} > \frac{1}{3} V_{\rm dc\_mid}.$$
(28)

Note that (28) is a sufficient condition to meet the conditions in (25) so that the proposed method can be applied. However, even if (28) is not satisfied so that k1 is negative, there still is a chance to apply the proposed method. To deal with this situation, let us consider the relationship between v\*max and v\*min as follows at a positive peak point:

$$v_{\max}^* = -2v_{\min}^*.$$
(29)

By substituting (29) into (26), we have

$$-2k_1 > k_2.$$
 (30)

Since k1 is negative in this case, the following condition is derived from (30);

$$|k_1| < \frac{k_2}{2}.$$
 (31)

If the relationship between k1 and k2 is established as in (31), even if the provision in (28) is broken, the conditions in (25) are satisfied so that the proposed method can be still effective. Let us recall Fig. 9 again here. In the figure, the values of /k1/ and k2/2 for case III are evaluated as 0.1591 and 0.1593, respectively. Although the difference between the two values is very small, (31) is still true with these values. For case IV,

#### D. Duty Calculation

In Fig. 8, the final voltage references are entered to the duty reference calculation block. In this block, the duty references of each Hbridge module are calculated as follows:

$$d_{a1}^{*} = d_{a2}^{*} = \dots = d_{aN}^{*} = \frac{v_{an}^{*}}{V_{dc\_a}}$$
$$d_{b1}^{*} = d_{b2}^{*} = \dots = d_{bN}^{*} = \frac{v_{bn}^{*}}{V_{dc\_b}}$$
$$d_{c1}^{*} = d_{c2}^{*} = \dots = d_{cN}^{*} = \frac{v_{cn}^{*}}{V_{dc\_c}}.$$
(32)

The calculated duty references are compared to PS carriers to generate gating signals, as shown in Fig. 10. It should be noted that the duty references for each H-bridge in each phase are shared in the PS modulation.

#### V. CONCLUSION

The NVM technique for MLCIs under unbalanced dc-link conditions has been proposed in this paper. In order to analyze the maximum synthesizable voltage of MLCIs, the voltage vector space has been analyzed using the switching function. From the analysis, the maximum linear modulation range was derived. The proposed NVM technique is applied to achieve the maximum modulation index in the linear modulation range under an unbalanced dclink condition as well as to balance the output phase voltages. Compared to the previous methods, the proposed technique is easily



implemented and improves the output voltage quality under unbalanced dc-link conditions. Both simulations and experimental results based on the IPM motor drive application verify the effectiveness of the proposed method.

# VI. REFERENCES

[1] J. Rodriguez, J.-S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724–738, Aug. 2002.

[2] H. Abu-Rub, J. Holtz, J. Rodriguez, and G. Baoming, "Medium-voltage multilevel converters—State of the art, challenges, and requirements in industrial applications," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2581–2596, Aug. 2010. CHO *et al.*: CARRIER-BASED NVM STRATEGY FOR MLCIS UNDER UNBALANCED DC SOURCES 635

[3] J.-S. Lai and F. Z. Peng, "Multilevel converters—A new breed ofpower converters," *IEEE Trans. Ind. Appl.*, vol. 32, no. 3, pp. 509–517, May/Jun. 1996.

[4] M. Malinowski, K. Gopakumar, J. Rodriguez, and M. A. Perez, "A surveyon cascaded multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2197–2206, Jul. 2010.

[5] J. Rodriguez, L. G. Franquelo, S. Kouro, J. I. León, R. C. Portillo, M. A. M. Prats, and M. A. Perez, "Multilevel converters: An enabling technology for high-power applications," *Proc. IEEE*, vol. 97, no. 11, pp. 1786–1817, Nov. 2009.

[6] G. Bergna, E. Berne, P. Egrot, P. Lefranc, A. Arzande, J.-C. Vannier, and M. Molinas, "An energy-based controller for HVDC modular double multilevel converter in decoupled synchronous reference frame for voltage reduction," oscillation IEEE Trans. Ind. Electron., vol. 60, no. 6,pp. 2360-2371, Jun. 2013.

[7] Z. Shu, N. Ding, J. Chen, H. Zhu, and X. He, "Multilevel SVPWM with DC-link capacitor voltage balancing control for diode-clamped multilevel converter based STATCOM," *IEEE Trans. Ind. Electron.*, vol. 60, no. 5, pp. 1884– 1896, May 2013.

[8] J. Chavarria, D. Biel, F. Guinjoan, C. Meza, and J. J. Negroni, "Energybalance control of PV cascaded multilevel grid-connected inverters under level-shifted and phase-shifted PWMs," *IEEE Trans. Ind. Electron.*, vol. 60, no. 1, pp. 98–111, Jan. 2013.

[9] G. Buticchi, E. Lorenzani, and G. Franceschini, "A five-level single-phase grid-connected converter for renewable distributed systems," *IEEE Trans. Ind. Electron.*, vol. 60, no. 3, pp. 906–918, Mar. 2013.

[10] J. A. Munoz, J. R R. Espinoza, C. R. Baier, L. L. Morán, E. E. Espinosa, P. E. Melín, and D. G. Sbárbaro, "Design of a discrete-time linear control strategy for a multicell UPQC," *IEEE Trans. Ind. Electron.*, vol. 59,no. 10, pp. 3797– 3807, Oct. 2012.

[11] J. Napoles, J. I. Leon, R. Portillo, L. G. Franquelo, and M. A. Aguirre, "Selective harmonic mitigation technique for high-power converters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2315–2323, Jul. 2010.

[12] L. G. Franquelo, J. Napoles, R. C. Portillo Guisado, J. I. Leon, and M. A. Aguirre, "A flexible selective harmonic mitigation technique tomeet grid codes in three-level PWM converters," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 3022–3029, Dec. 2007.

[13] S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. G. Franquelo, and B. Wu, "Recent advances and industrial applications of multilevel converters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2553–2580, Aug. 2010.

[14] A. M. Massoud, S. Ahmed, P. N. Enjeti, and B. W. Williams, "Evaluation of a multilevel cascaded-type dynamic voltage restorer



employing discontinuous space vector modulation," *IEEE Trans. Ind. Electron.*, vol. 57,no. 7, pp. 2398–2410, Jul. 2010.

[15] M. Hagiwara, K. Nishimura, and H. Akagi, "A medium-voltage motor drive with a modular multilevel PWM inverter," *IEEE Trans. Power Electron.*, vol. 25, no. 7, pp. 1786–1799, Jul. 2010.

[16] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel voltage-sourceconverter topologies for industrial mediumvoltage drives," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 2930–2945, Dec. 2007.