



Modeling and Design of Series Voltage Compensator for Reduction of DC-Link Capacitance fed Industrial Drive Applications

Pappula Sampath Kumar

Research Scholar

EEE Department,

JNTUK, Kakinada;

A.P, India.

pappulasampathkumar@gmail.com

Jesta Poorna Chandra Rao

PG Scholar

EEE Department,

BEC, Bapatla;

A.P, India

puma.jesta@gmail.com

Dr. M. Sushama

Professor

EEE Department

JNTUH, Hyderabad;

TG, India

m73sushama@yahoo.com

Abstract-In this paper Design of Series Voltage Compensator for Reduction of DC-Link Capacitance in Grid-Tie Solar Inverter is proposed. A grid-tie solar inverter with a series voltage compensator for reducing the high-voltage dc-link capacitance is presented. The compensator obtains energy from the dc link to sustain the voltage on its dc side and generates an ac voltage to counteract the voltage ripple on the dc link. As the compensator processes small ripple voltage on the dc link and reactive power, it can be implemented with low-voltage devices, and thus, its volt amp rating is small. As the required energy storage of the dc link, formed by a reduced value of the dc-link capacitor and the compensator, is reduced, the architecture allows replacing popularly used electrolytic capacitors with alternatives of longer lifetime, such as power film capacitors, or extending the system lifetime even if there is a significant reduction in the capacitance of electrolytic capacitors due to aging. Detailed mathematical analysis on the static and dynamic behaviors of the overall system, and the control method will be presented. The simulation results are presented by using Matlab/Simulink system.

Index Terms—Capacitors, capacitor-supported systems, dc-ac power conversion, grid-tie solar inverters, photovoltaic systems, reliability.

I. INTRODUCTION

A capacitor-supported system consists of multiple power converters interconnected by a dc link. The dc-link voltage is maintained by a capacitor bank that absorbs instantaneous power difference between the input source and output load, minimizing voltage variation on the dc link, and providing sufficient energy during the hold-up time of the system. Among different types of capacitor, aluminum electrolytic capacitors (E-Caps) are the most popular choice because of their high volumetric efficiency and low cost. However, they suffer from the drawbacks of high equivalent series resistance (ESR); low ripple current capability; bottleneck of the voltage rating; relatively

short lifetime compared to other components; and considerable maintenance work. Advances in power film capacitor technology are emerging for dc-link filtering [1], [2]. Power film capacitors outperform aluminum E-Caps in terms of ESR, self-healing capability, life expectancy, environmental performance, dc-blocking capability, ripple current capability, and reliability. Although low-voltage and high-value film capacitors are available, the capacitance of the high-voltage film capacitors still cannot compete with E-Caps, due to their relatively low volumetric efficiency and high cost. To lessen the dependency of the dc-link capacitance, there are many prior-art methods, based on the following approaches:

1) Performance trade-off- This method allows a larger voltage ripple across the dc link with a smaller capacitance. However, it is practically less impressive as the system performance will be degraded. It is more suitable for certain applications, like the ones in [3]–[5]. A set of design procedure is given in [6] for the optimization of capacitor bank.

2) Reduction of the dc-link capacitor current with sophisticated control: The concept is based on reducing the ripple current flowing through the dc-link capacitor [7]. The front-stage converter is an active rectifier, and a step-up dc-dc converter in [8], while the output is an inverter. Their key advantage is that no additional circuit is needed. However, those control methods cannot be applied to systems with front-end diode-bridge rectifier. Apart from requiring a sophisticated controller, some of them also rely on specific relationship in the operating frequency between the converters connected [9].

The method given is limited to three-phase systems. The controller described is based on assuming an ideal energy

conversion. Thus, the actual input current would be distorted unless multiple cell load inverters are used. The performance of those controllers is greatly dependent on the accuracy of the computations [10] and affected by the overall time delays of the control loops.

3) Increase in the frequency of the dc-link voltage ripple: A double frequency front-end converter with multiphase switching is proposed in [11] to reduce the ripple voltage. However, the approach cannot reduce the dc-link capacitance significantly.

4) Ripple cancellation circuit with a coupled element: In [12], a coupled inductor is applied to cancel the voltage ripple of the dc input, dc output, or dc link of a power converter. The concept is based on assuming that the capacitor used in the storage tank is infinite. But in reality, the capacitance has a finite value, and the coupled inductor filter and the capacitor form a low-pass filter. To avoid large-sized coupled windings, the technique is more suitable for filtering high-frequency ripples or noise, such as switching ripple, EMI filtering. Moreover, the dynamic response of the capacitor may be degraded due to the series-connected coupled winding. Large electric drives will require advanced power electronic inverters to meet the high power demands (>1 MW) required of them. One inverter type which is uniquely suited for this application is the multilevel inverter [13]. Two different multilevel converter topologies are ideal for use as large electric drives. The cascaded inverter with separate dc sources closely fits the needs of all-electric vehicles because it can use the onboard batteries or fuel cells to synthesize a sinusoidal voltage waveform to drive the main vehicle traction motor. Where generated ac voltage is available, a back-to-back diode clamped converter can be used to output variable frequency ac voltage for the driven motor [14].

II. OPERATION OF THE SERIES VOLTAGE COMPENSATOR

Fig. 1 shows the architecture of the grid-tie solar inverter system with a series voltage compensator connected to the dc link. The system consists of two power conversion stages. The front stage is a dc-dc boost converter. It is connected between a string of solar panels and the dc link. The output stage is a grid-tie dc-ac converter, which is connected between the dc link and the power grid. The compensator, which is a capacitor supported full-bridge dc-ac converter without an external dc source, is connected between the two converters. The voltage compensator generates an ac voltage that counteracts the ripple voltage on the output of the boost converter. Thus,

the input of the grid-tie inverter is a dc voltage equal to the average value of the voltage V_{dc} across the dc-link capacitor C_{dc} . The dc-link voltage V_{dc} and the input voltage of the voltage compensator V_a are sensed. The scaling factor α is the ratio between V_{tric} and $V_{a,ref}$, where V_{tric} is the amplitude of the triangular carrier signal V_{tric} in the PWM controller and $V_{a,ref}$ is the voltage reference for the input voltage of the voltage compensator. The difference between $V_{a,ref}$ and v_a is processed by a PI controller $G(s)$ to give an offset voltage v_{os} . The control signal v_{con} is obtained by combining αv_{dc} with v_{os} . The dc component of αv_{dc} is ideally cancelled in v_{con} by v_{os} as $V_{os} = -\alpha V_{dc}$, where V_{os} and V_{dc} are the dc component of v_{os} and v_{dc} , respectively. With such arrangement, it is unnecessary to use a high-pass filter to extract the ac component of v_{dc} . At the same time, the stable dc level of V_a can be obtained by




Fig. 1. Architecture of the grid-tie solar inverter with a series voltage compensator.

Voltage control, which ensures the compensator only handles the reactive power in the steady state. During the steady-state operation, V_{con} equals the conditioned ac component of αV_{dc} . It is then used to compare with the

triangular carrier waveform in the pulse width modulation modulator to generate the voltage V_{ab} having the same phase and amplitude with ΔV_{dc} . Without any external power supply, the power dissipation of the voltage compensator is obtained from the dc link. Practically speaking, instead of a pure ac voltage, both V_{ab} and V_{con} consists of not only ac component, but also small amount of the dc component. Since the input current of the grid-tie inverter consists of the dc component, some power will be absorbed by the compensator if V_{ab} consists of the dc component. Derivations of the parameters in the control.

III. SYSTEM CHARACTERISTICS

The grid voltage v_g and the output grid current i_g can be expressed as

$$v_g(t) = V_g \sin \omega t \quad (1)$$

$$i_g(t) = I_g \sin(\omega t + \phi) \quad (2)$$

Where V_g and I_g are the amplitude of v_g and i_g , respectively, $\omega = 2\pi f$ is the angular line frequency, f is the line frequency, and ϕ is the phase difference between v_g and i_g . Based on (1) and (2), the instantaneous output power p_g is

$$\begin{aligned} p_g(t) &= v_g(t)i_g(t) \\ &= \frac{2P_g}{\cos \phi} \sin \omega t \sin(\omega t + \phi) \end{aligned} \quad (3)$$

Where $P_g = V_g I_g / 2 \cos \phi$ is the average output power. By applying the Kirchhoff's current law at the node of the Dc-link capacitor C_{dc} , the relationship among the output current i_a of the boost converter, the dc-link capacitor current i_c , and input current i_d of the inverter can be expressed as

$$i_c(t) = i_a(t) - i_d(t) \quad (4)$$

The dominant component of ΔV_{dc} is the double of the line frequency harmonics. For the sake of simplicity in the analysis, ΔV_{dc} is expressed as

$$\Delta v_{dc}(t) = |\Delta V_{dc}| \sin(2\omega t + \theta) \quad (5)$$

Where $|\Delta V_{dc}|$ is the magnitude of ΔV_{dc} and θ is the phase angle of ΔV_{dc} .

A. Steady-State Characteristics of the Voltage Compensator

Since the voltage compensator counteracts the ripple voltage on the dc-link capacitor only, the input voltage of the grid-tie dc-ac converter, V_d , is equal to V_{dc} . By using

(3), the input current of the dc-ac converter, i_d , can be expressed as

$$\begin{aligned} i_d(t) &= \frac{p_g(t)}{V_{dc}} \\ &= \frac{P_g}{V_{dc} \cos \phi} [\cos \phi - \cos(2\omega t + \phi)] \end{aligned} \quad (6)$$

By substituting (5) and (6) into (4),

$$\gamma \cos(2\omega t + \theta - \delta) = \frac{P_g}{\lambda V_{dc} \cos \phi} \cos(2\omega t + \phi) \quad (7)$$

Where

$$\gamma = \sqrt{\left(\frac{P_g}{V_{dc}}\right)^2 + (2\omega C_{dc} V_{dc})^2}, \delta = \tan^{-1}\left(\frac{P_g}{2\omega C_{dc} V_{dc}^2}\right)$$

and $\lambda = |\Delta V_{dc}| / V_{dc}$ is the ripple factor.

Detailed proof of (7) is given in the Appendix. By equating the magnitude and phase angle of the LHS and RHS of (7), the following equations can be concluded

$$\begin{aligned} |\Delta V_{dc}| &= \frac{P_g}{\gamma \cos \phi} \\ \theta &= \phi + \delta. \end{aligned} \quad (8)$$

By substituting (8) into (5), the ripple voltage on the dc-link capacitor is

$$\begin{aligned} \Delta v_{dc}(t) &= \frac{P_g}{\gamma \cos \phi} \sin(2\omega t + \phi + \delta) \\ &= \lambda V_{dc} \sin(2\omega t + \phi + \delta). \end{aligned} \quad (9)$$

According to (9), the relationship among the dc-link capacitance C_{dc} , output phase angle ϕ , and the ripple factor λ is

$$C_{dc} = \frac{S_g}{2\omega V_{dc}^2} \sqrt{\frac{1}{\lambda^2} - \cos^2 \phi} \quad (10)$$

Where S_g is the apparent power of the solar inverter. Detailed proof of (10) is given in the Appendix.

Thus, for a given apparent power S_g , the required value of C_{dc} will increase as the power factor $\cos \phi$ decreases. Thus, one of the design constraints is based on considering the minimum power factor. For example, as stated in the statutory requirement VDE-AR-N 4105, the minimum power factor is 0.9. As the compensator handles ripple voltage only (i.e., $V_{ab} = \Delta V_{dc}$), the ratio between the apparent power handled by the compensator, S_{ab} , and the apparent power of the whole system is

$$\frac{S_{ab}}{S_g} = \frac{v_{ab,rms} i_{d,rms}}{v_{d,rms} i_{d,rms}} = \frac{|\Delta V_{dc}|}{\sqrt{2} V_{dc}} \quad (11)$$

where $V_{ab,rms}$ and $v_{d,rms}$ are the rms values of v_{ab} and V_d , respectively, and $i_{d,rms}$ is the rms value of the input current of the dc-ac converter. Thus, as ΔV_{dc} , the power rating of the compensator is much smaller than that of the whole system. The voltage across the capacitor C_a , V_a , is regulated at $V_{a,ref}$ by using the control mechanism depicted in Fig. 1. If $V_a < V_{a,ref}$, energy will be absorbed from the dc link, and vice versa. When $V_a = V_{a,ref}$, the voltage compensator will ideally absorb zero power. Based on (6) and (9), the average power absorbed by the voltage compensator P_{ab} is

$$P_{ab} = \frac{1}{T} \int_0^T v_{ab}(t) i_d(t) dt$$

$$= -\frac{P_g^2 \sin \delta}{2\gamma V_{dc} \cos^2 \phi} \quad (12)$$

Where the period $T = \pi / \omega$.

Thus, based on (12), if the compensator only generates the ripple voltage on the dc-link capacitor, it will generate active power. In order to maintain the power balance for stabilizing v_a at $V_{a,ref}$, a small voltage offset at v_{ab} , V_{ab} , appears

$$V_{ab} = \frac{-P_{ab}}{I_d}$$

$$= \frac{P_g \sin \delta}{2\gamma \cos^2 \phi} \quad (13)$$

The relationship between V_{ab} and V_a can be expressed as

$$v_{ab}(t) = \frac{v_{con}(t)}{V_{tric}} v_a(t)$$

$$= \frac{\alpha v_{dc}(t) + v_{os}(t)}{V_{tric}} v_a(t)$$

$$= \frac{\alpha P_g}{\gamma V_{tric} \cos \phi} \sin(2\omega t + \phi + \delta) v_a(t)$$

$$+ \frac{\alpha V_{dc} + v_{os}(t)}{V_{tric}} v_a(t). \quad (14)$$

The first term $\alpha P_g \sin(2\omega t + \phi + \delta) / \gamma V_{tric} \cos \phi v_a(t)$ represents the ripple voltage compensation on the dc-link capacitor. The second term $\alpha V_{dc} + v_{os}(t) / V_{tric} v_a(t)$ represents the dc component, related to the power balance

described in (13). Thus, asymmetrical PWM switching occurs. Fig. 2(a) and (b) present the operating modes of the compensator using a full bridge. When S2 and S3 are on, the capacitor C_a is charged by the load current i_d . Conversely, when S1 and S4 are on, the capacitor C_a is discharged by i_d . Fig. 2(c) shows the waveforms of the dc-link capacitor voltage V_{dc} , modulating signal V_m , triangular carrier signal V_{tric} , and the voltage across C_a , V_a . The dc component on V_{ab} is very small. It is observed to be 2.1 V, about 0.5% of the average dc-link voltage of 400 V in the 2-kW inverter system, which will be described. Thus, such dc component is neglected in the following discussion.




Fig. 2. Ripple voltage on the input capacitor C_a in the compensator. (a) Operation when S2 and S3 are on. (b) Operation when S1 and S4 are on. (c) SPWM and the ripple voltage generated across C_a .

During the time interval between the time instants t_0 and t_1 in Fig. 2(c), C_a is charged by the load current. By using (6) and (9)

$$v_a(t) = v_{a,min} + \frac{1}{C_a} \int_{t_0}^{t_1} [i_d(t) - i_{C_f}(t)] \frac{v_{con}(t)}{V_{tric}} dt$$

$$= v_{a,min} + \frac{1}{C_a} \int_{t_0}^{t_1} \left\{ \frac{P_g}{V_{dc} \cos \phi} [\cos \phi - \cos(2\omega t + \phi)] - i_{C_f}(t) \right\} \times \frac{\alpha P_g}{\gamma V_{tric} \cos \phi} \sin(2\omega t + \phi + \delta) dt \quad (15)$$

Where $V_{a,min}$ is the minimum voltage of V_a .

From t_0 to t_1 , the net charge on the output filter capacitor C_f is zero. Only the double frequency component of the voltage on C_a is considered. Based on (15), the peak-peak voltage on C_a , $2|\Delta V_a|$, is

$$2|\Delta V_a| = \frac{\alpha P_g^2}{\gamma \omega C_a V_{dc} V_{tric} \cos \phi} \quad (16)$$

Thus, the voltage on Ca is

$$v_a(t) = V_a - \frac{\alpha P_g^2}{2\gamma \omega C_a V_{dc} V_{tric} \cos \phi} \cos(2\omega t + \phi + \delta) \quad (17)$$

Hence, the ripple voltage on the input of the voltage compensator is dependent on the values of Ca and Cdc. The guidelines for designing their values will be discussed later. Finally, based on (9), the voltage across Cdc, Vdc, and the current through Cdc, ic, are

$$v_{dc}(t) = V_{dc} + \frac{P_g}{\gamma \cos \phi} \sin(2\omega t + \phi + \delta) \quad (18)$$

$$\begin{aligned} i_C(t) &= C_{dc} \frac{dv_{dc}(t)}{dt} \\ &= \frac{2\omega C_{dc} P_g}{\gamma \cos \phi} \cos(2\omega t + \phi + \delta) \end{aligned} \quad (19)$$

The maximum voltage across Cdc, Vdc,max, and the rms current through Cdc, ic,rms, are

$$V_{dc,max} = V_{dc} + \frac{P_g}{\gamma \cos \phi} \quad (20)$$

$$I_{C,rms} = \frac{\sqrt{2}\omega C_{dc} P_g}{\gamma \cos \phi} \quad (21)$$

B. Steady-State Characteristics of the Boost Converter

The voltage conversion ratio gb(t) of the front-stage boost converter is

$$\begin{aligned} g_b(t) &= \frac{v_{dc}(t)}{v_p(t)} \\ &= \frac{V_{dc} + \Delta v_{dc}(t)}{v_p(t)} \end{aligned} \quad (22)$$

Where $V_p(t)$ is the input voltage of boost converter.

Under the steady-state operation, V_p should be relatively constant in order to ensure that the solar string is controlled to operate at a stable operating point (normally at the maximum power point). Thus, based on (22), the duty cycle db(t) of the main switch S5 in the boost converter is

$$d_b(t) = 1 - \frac{V_p}{V_{dc} [1 + \lambda \sin(2\omega t + \phi + \delta)]} \quad (23)$$

Where V_p is the amplitude of V_p . Hence, the average duty cycle of S5, Db, is

$$D_b = 1 - \frac{V_p}{V_{dc}} \quad (24)$$

By substituting (24) into (23)

$$d_b(t) = 1 - (1 - D_b) \frac{V_{dc}}{v_{dc}(t)} \quad (25)$$

Based on (22), the minimum conversion ratio of the boost converter, gbmin, is unity. Thus

$$g_{b,min} = \frac{V_{dc}(1 - \lambda_{max})}{V_{p,max}} = 1 \quad (26)$$

Where V_p max is the maximum input voltage of boost converter or the maximum voltage delivered by the solar string. Thus, based on (26), the maximum value of λ , λ_{max} , is

$$\lambda_{max} = 1 - \frac{V_{p,max}}{V_{dc}} \quad (27)$$

By substituting (27) into (10), the minimum value of the dc-link capacitance, Cdc min, for a front-end boost converter is

$$C_{dc,min} = \frac{P_g}{2\omega V_{dc}^2} \sqrt{\frac{1}{\left(1 - \frac{V_{p,max}}{V_{dc}}\right)^2} - 1} \quad (28)$$

C. Small-Signal Dynamical Modeling

The solar string is modeled by a resistor Req. The boost converter, compensator, and the dc-ac converter are modeled by using the averaged ac modeling technique described. Their small-signal models and control block diagrams are shown in Figs. 3-5 the small-signal model of the whole system in Fig. 1 is shown in Fig. 6. Based on, the small-signal equation for the solar string is

$$\Delta V_p(s) = -R_{eq} \Delta I_p(s) \quad (29)$$

For the boost converter, the small-signal equations are given as follows:

$$\Delta V_p(s) - sL_1 \Delta I_p(s) + V_{dc} \Delta D_b(s) - (1 - D_b) \Delta V_{dc}(s) = 0 \quad (30)$$

$$(1 - D_b) \Delta I_p(s) - I_p \Delta D_b(s) - \Delta I_a(s) = 0 \quad (31)$$

$$\Delta D_b(s) = \frac{1}{V_{trib}} G_b(s) \Delta V_p(s) \quad (32)$$




Fig. 3. Modeling of the boost converter. (a) Power stage. (b) Control block diagram.




Fig. 4. Modeling of the compensator. (a) Power stage. (b) Control block diagram.




Fig. 5. Modeling of the dc-ac converter. (a) Power stage. (b) Control block Diagram.

Where $G_b(s)$ is the transfer function of the controller in the boost converter and V_{trib} is the amplitude of the carrier of the PWM modulator.

IV. MATLAB/SIMULATION RESULTS




Fig. 6. Simulink diagram with svc for induction motor




Fig. 7. Capacitor Voltage Waveform

In fig.7 shows the compensated voltage across the DC-link capacitor connected in system




Fig. 8. Current Waveform

In fig.8 shows the main winding current of induction motor run by series connected compensator.




Fig. 9. Rotor Speed Waveform

Fig.9 shows the variation in rotor speed of induction motor.




Fig. 10. Electromagnetic Torque Waveform

Fig.10 shows the electromagnetic torque of induction motor.

V.CONCLUSION

This paper extends the study of the concept proposed, in which a series voltage compensator is used to reduce the dc-link capacitance. Such concept is applied to a grid-tie solar inverter. The modeling and design of the series voltage compensator has been presented. An active series voltage compensator for reducing the dc-link capacitance in a capacitor-supported power electronic system has been proposed. The implementation requires low-voltage devices only, as the dc-link module only handles ripple voltage in the dc-link and reactive power flow in the dc link. A detailed study on the dc and ac characteristics, stability analysis, and hold-up time performance has been given. The design guidelines for the dc-link module for

applications with and without the hold-up time requirement have been described.

REFERENCES

- [1] Wenchao Liu, Kewei Wang, Henry Shu-hung Chung, Senior Member, IEEE, and Steve Tzu-hsiung Chuang "Modeling and Design of Series Voltage Compensator for Reduction of DC-Link Capacitance in Grid-Tie Solar Inverter" IEEE Transactions On Power Electronics, Vol. 30, No. 5, May 2015
- [2] A. Braham, A. Lahyani, P. Venet, and N. Rejeb, "Recent developments in fault detection and power loss estimation of electrolytic capacitors," IEEE Trans. Power Electron, vol. 25, no. 1, pp. 33–43, Jan. 2010.
- [3] N. Blattau and C. Hillman, "Has the electronics industry missed the boat on Pb-free?—failures in ceramic capacitors with Pb-free solder interconnects," in Proc. 5th Int. LeadFree Conf. Electron. Components Assemblies, San Jose, CA, USA, Mar. 18–19, 2004.
- [4] G. Terzulli, Film Technology to Replace Electrolytic Technology in Wind Power Applications, AVX Technical Note, 2010.
- [5] Film Capacitors for Industrial Applications, EPCOS Application Note, EPCOS AG, Munich, Germany, 2007.
- [6] S. Harb and R. S. Balog, "Reliability of candidate photovoltaic module integrated-inverter (PV-MII) topologies a usage model approach," IEEE Trans. Power Electron., vol. 28, no. 6, pp. 3019–3026, Jun. 2013.
- [7] P. Pelletier, J. M. Guichon, J. L. Schanen, and D. Frey, "Optimization of a DC capacitor tank," IEEE Trans. Ind. Appl., vol. 45, no. 2, pp. 880–886, Mar./Apr. 2009.
- [8] D. Lamar, J. Sebastian, M. Arias, and A. Fernandez, "On the limit of the output capacitor reduction in power-factor correctors by distorting the line input current," IEEE Trans. Power Electron., vol. 27, no. 3, pp. 1168–1176, Mar. 2012.
- [9] I. S. Freitas, C. B. Jacobina, and E. C. Santos Jr., "Single-phase to single phase full-bridge converter operating with reduced AC power in the DLink capacitor," IEEE Trans. Power Electron., vol. 25, no. 2, pp. 272–279, Feb. 2010.
- [10] B. G. Gu and K. Nam, "A DC-link capacitor minimization method through direct capacitor current control," IEEE Trans. Ind. Appl., vol. 42, no. 2, pp. 573–581, Mar./Apr. 2006.
- [11] H. Song, D. Oh, K. Nam, and S. Kim, "Method for controlling voltage of DC-link for electric vehicle," U.S. Patent 7 528 566, May 5, 2009.
- [12] J. Ying, Q. Zhang, A. Qiu, T. Liu, X. Guo, and J. Zeng, "DC-DC converter circuits and method for reducing DC-bus capacitor current," U.S. Patent 7 009 852, Mar. 7, 2006.
- [13] R. X. Wang, F. Wang, D. Boroyevich, R. Burgos, R. X. Lai, P. Q. Ning, and K. Rajashekara, "A high power density single-phase PWM rectifier with active ripple energy storage," IEEE Trans. Power Electron., vol. 26, no. 5, pp. 1430–1443, May 2011.
- [14] H. B. Li, K. Zhang, and H. Zhao, "Active DC-link power filter for single phase PWM rectifiers," in Proc. IEEE Int. Conf. Power Electron. Asia, 2011, pp. 2920–2926.