

Design and Implementation of Five Level Inverter based MPPT Using Self Lift SEPIC Converter

N. KIRAN KUMAR

M-tech Student Scholar

**Department of Electrical & Electronics Engineering,
Avanthi's St. Theresa Engineering and Technology,
Garividi;**

Vizianagaram(Dt); Andhra pradesh, India.

B. SANKARA PRASAD.,M.Tech.

Associate Professor

**Department of Electrical & Electronics Engineering,
Avanthi's St. Theresa Engineering and Technology,
Garividi;**

Vizianagaram(Dt); Andhra pradesh, India.

Abstract: The conventional power conditioning units require a DC-DC converter followed by an inverter circuit to deliver the required power to the load. This increases the required power conversion stages, system cost, size and reduces the overall system efficiency. Therefore, to maximize the efficiency of the renewable energy system, it is necessary to track the maximum power point of the input source. This paper presents the modeling and simulation of incremental conductance (IncCond) Maximum Power Point Tracking (MPPT) using Multi level Single Ended Primary Inductance Converter (SEPIC) converter and compared its performance with self lift SEPIC converter. The solar panel model is developed using the basic circuit equations of photovoltaic cell. The MPP of a solar panel varies with irradiation and temperature. The IncCond algorithm is used to track the maximum power from the solar panel. The unregulated voltage from the panel will be regulated by using the Multi level SEPIC at the same time it can also supply the medium voltage and high voltage loads. The efficiency of the Multi level SEPIC converter over the self lift SEPIC converter has been tested by using Matlab/Simulink.

Index Terms— *Microcontroller, Incremental conductance (IncCond) Maximum Power Point Tracking (MPPT), self lift SEPIC, photovoltaic (PV) system.*

I. INTRODUCTION

According to the realization of high efficiency and low cost photovoltaic (PV) modules, interest in photovoltaic power generation system has increased over the past decade as a clean and infinite energy [1-2]. The PV modules have maximum operating points corresponding to the surrounding conditions such as intensity of the sunlight, the temperature of the PV modules, cell area, and load. When solar energy is used as a power source, the output power has to be maximized by improving the efficiency of the power conditioning equipment used and implementing

an adaptive power controller that automatically tracks the system to the point of maximum power delivered from the solar panel under all conditions. It is well known that a PV module consists of several PV cells connected in series in order to ensure a useful output voltage level. Assuming that the cells are identical, this level is calculated by summing each cell voltage. The functioning

parameters [3-7] of the module depend mainly on the solar irradiance and on the cells temperature, as well as on the Semiconductor material properties. For each meteorological condition there is a maximum power point (MPP) at which the system must work in order to deliver the optimal power to its load. The objective of the maximum power point trackers (MPPT) is to make the system [8] work in this point or near. To track the maximum power a dc/dc converter is required with load voltage control. Dual converters are useful when dual output voltage levels are required from single input supply voltage with MPPT. Fly back converter is capable to produce dual output voltage levels but it required transformer. The gain of fly back converter is depends upon the turns ratio of transformer. Sepic converter is used for step up and step down application [9]. High gain multilevel boost converter is used to step up the voltage level with large conversion ratio [10]. More number of switches and elements are required for generating dual output voltage level from conventional converters. Due to increase in number of switches and elements, converter circuit becomes more expensive and complex [11].

II. PHOTOVOLTAIC MODELING

The simplest model of a PV cell consists of an ideal current source in parallel with an ideal diode is shown in Figure.1. The current source of PV cell represents the current generated by photons and its output is constant under constant temperature and constant incident radiation of light. A solar cell is the building block of a PV panel. A solar cell module is formed by connecting many solar cells in series and parallel. Considering only a single solar cell, it can be modeled by using a current source, a diode and two resistors. This model is known as a single diode model of a PV cell.




Fig.1. Equivalent circuit of PV cell.

The output current from the PV cell is found by applying the Kirchoff's current law on the equivalent circuit.

$$I = I_{ph} - I_D \quad (1)$$

Where I is the output current from PV cell, I_{ph} is the photon current, I_D is the diode current. The ideal diode equation is given as follows:

$$I_D = I_s (e^{qV_d/kT} - 1) \quad (2)$$

Where I_D is the diode current, I_s is the saturation current, q is the electron charge, k is the Boltzmann constant and T is the actual temperature. By substituting Eq. 2 in Eq. 1, we can get the value of the photon current I_{ph} . The photocurrent mainly depends on the solar insulation and cell's working temperature, which is described as

$$I_{ph} = [I_{sc} + K_i(T-298)] \frac{\lambda}{1000} \quad (3)$$

where I_{ph} is the photon current, I_{sc} is the cell's short circuit current, K_i is the cell's short-circuit current temperature coefficient, T is the solar cell's actual temperature, and λ is the solar insulation. The reverse saturation current is expressed as

$$I_{rs} = I_{sc} / [\exp(qV_{oc}/N_s kAT) - 1] \quad (4)$$

where I_{rs} is the reverse saturation current, V_{oc} is the open circuit voltage, N_s is the number of cells connected series, A is the ideality factor, k is the Boltzmann constant, q is the electron charge and T is the actual temperature.

The module saturation current I_s varies with the cell temperature, which is given by

$$I_s = I_{rs} [(T/T_r)^3 \exp\{qE_g/Ak\{(1/T_r)-(1/T)\}\}] \quad (5)$$

Where I_s is the saturation current, E_g is the band-gap energy of the semiconductor used in the cell, T_r is the reference temperature. The current output of PV module is

$$I_{pv} = N_p I_{ph} - N_p I_s [\exp\{q(V_{pv} + I_{pv} R_s)/N_s kAT\} - 1] \quad (6)$$

Where I_{pv} is the photovoltaic current and N_p is the number of cells connected in parallel. In fact, the PV efficiency is sensitive to small change in R_s but insensitive to variation in R_{sh} . For a PV module, the series resistance becomes apparently important and the shunt resistance approaches infinity which is assumed to be open, where $V_{pv} = V_{oc}$, $N_p = 1$ and $N_s = 36$. The P-V and I-V curves of a solar cell are highly dependent on the solar irradiation values and temperature which is shown in Figure.2 and Figure 3.3. With increase in the solar irradiation the open circuit voltage increases. Increase in temperature is accompanied by a decrease in the open circuit voltage value.




Fig.2 I-V curve of a solar cell.




Fig.3. P-V curve of a solar cell.

Increase in temperature causes increase in the band gap of the material and thus more energy is required to cross this barrier. Thus the efficiency of the photovoltaic cell is reduced.

III. MAXIMUM POWER POINT TRACKING

A typical solar panel converts only 30 to 40 percent of the incident solar irradiation into electrical energy. Maximum power point tracking technique is used to improve the efficiency of the solar panel. According to Maximum Power Transfer theorem, the power output of a circuit is maximum when the Thevenin impedance of the circuit (source impedance) matches with the load impedance. Hence our problem of tracking the maximum power point reduces to an impedance matching problem. In the source side we are using a self lift SEPIC converter connected to a solar panel in order to enhance the output voltage so that it can be used for different applications like motor load. By changing the duty cycle of the self lift SEPIC converter appropriately we can match the source impedance with that of the load impedance.

A. Incremental Conductance Algorithm

Incremental conductance method uses voltage and current sensors to sense the output voltage and current of the PV array. At MPP the slope of the PV curve is 0.

$$\frac{dI}{dV} = -\frac{I}{V} \quad \left(\frac{dP}{dV} = 0\right) \quad (7)$$

The left hand side of the equation represents incremental conductance of the PV module, and the right hand side of the equation represents the instantaneous conductance of the PV panel. From the Equation 7, it is obvious that when the ratio of the change in the output conductance is equal to the negative output conductance, then maximum power point is reached.

$$\frac{dI}{dV} > -\frac{I}{V} \quad \left(\frac{dP}{dV} > 0\right) \quad (8)$$

$$\frac{dI}{dV} < -\frac{I}{V} \quad \left(\frac{dP}{dV} < 0\right) \quad (9)$$

Equation 8 and Equation 9 are used to determine the direction in which a perturbation must occur to move the operating point toward the maximum power point, and the perturbation is repeated until Equation 7 is satisfied. Once the MPP is attained, the MPPT continues to operate at this point until a change in current is measured.

The present value and the previous value of the PV voltage and current are used to calculate the values of dI and dV . If $dV > 0$ and $dI > 0$, then the amount of sunlight has increased, by increasing the MPP voltage.

Figure.4 shows the flowchart for the incremental conductance algorithm. Here we will measure both the voltage and current simultaneously. Hence the error due to change in insolation is eliminated. IncCon method is the simplest method when comparing to other MPPT methods.




Fig.4. Flowchart of the IncCond method.

Incremental Conductance method is the best methods because it does not produce steady state oscillations and it provides precise control under rapidly vary atmospheric condition. It can track the maximum power from the sun.

IV. SELECTING PROPER CONVERTER

There are a number of different topologies for DC-DC converters. The buck topology is used to step down the voltage. The boost topology is used for stepping up the voltage. Then, there are topologies able to step up and down the voltage such as: buck-boost, cuk converter and SEPIC converter. Thus, the additional boost capability can slightly increase the overall efficiency. The SEPIC and the self lift SEPIC converter can be able to step up and step down the voltage. Figure.5 shows the circuit diagram of SEPIC converter. Figure.6 shows the electrical circuit of self lift SEPIC converter.

A. SEPIC Converter

The Single Ended Primary Inductance Converter (SEPIC) is a DC/DC-converter topology that provides a positive regulated output voltage from an input voltage that varies from above to below the output voltage. The capacitor C is used to transfer the energy and it is connected alternately to the input and to the output of the converter via the commutation of the transistor and the diode.




Fig.5. SEPIC converter




Fig.6. Electrical circuit of self lift SEPIC converter.

The maximum voltage obtained from the panel is unregulated. The unregulated voltage can be converted to regulated voltage by using a self lift SEPIC converter. Self lift SEPIC converter is one of the types of voltage lift converters. It is the improved version of SEPIC converter. In this converter the input current and the output current is continuous. The output voltage ripple produced in this converter is very less when compared to SEPIC converter.

As for component stress, it can be seen that the self lift SEPIC converter has smaller voltage and current stresses than the SEPIC converter. It has low switching losses and highest efficiency when compared to SEPIC converter. Figure.6 shows the self lift SEPIC converter equivalent circuit. Figure.7 and Figure.8 shows its operating modes, which acts like an interface between PV panel and the resistive load.

B. Operating Modes of Self Lift SEPIC Converter

This converter performs DC-DC voltage increasing conversion in simple structure. The self lift SEPIC converter has two modes of operation.

1) Mode 1: During the first mode of operation the switch will be turned on. The switch S, D₁ are on and diode D is off. During switch-on period, the voltage across the capacitors C and C₁ are equal.




Fig.7. Electrical circuit of self lift SEPIC converter during switch ON period.

The equations for the switch conduction mode are as follows:

$$V_{c1} = V_c = V_1 \quad (10)$$

In steady state, the average voltage across inductor L₀ over a period is also zero.

Thus,

$$V_0 = V_{c2} = V_{c0} \quad (11)$$

The inductor current increases during switch on and it starts to decrease during switch off. The corresponding voltages across inductor L are input voltage V₁ and -(V_c V_{c1}+V_{c2}-V₁).

Therefore,

$$kTV_1 = (1-k)T (V_c -V_{c1} + V_{c2}-V_1) \quad (12)$$

and hence

$$V_0 = V_{c2} = V_{c0} = \frac{V_1}{(1-k)} \quad (13)$$

Since all the components are ideal, the power loss associated with all the circuit elements is neglected. Therefore the output power P_o is considered to be equal to the input power P_{IN}:

$$V_o I_o = V_1 I_1 \quad (14)$$

$$I_L = I_1 = \frac{I_o}{(1-k)} \quad (15)$$

2) **Mode 2:** During the switch-off condition, diode D is on, switch S and diode D1 are off. The inductor current decreases and diode D is forward biased and the capacitor C is charged by using the input supply.

The capacitor C_0 acts as a low pass filter so that

$$I_{L0} = I_o \quad (16)$$

The current i_L increases during switch-on. The voltage across it during switch-on is V_1 , therefore its peak to peak current variation is




Fig.8. Electrical circuit of self lift SEPIC converter during switch OFF period.

$$\Delta i_L = \frac{kTV_1}{L} \quad (17)$$

During the steady state condition the average inductor voltage and the capacitive current waveforms are zero. The relationship between the output and input currents are given in the following:

$$\frac{I_1}{I_o} = \frac{1}{(1-k)} \quad (18)$$

The peak to peak variation of the voltage V_c is

$$\Delta v_c = \frac{I_o}{fC} \quad (19)$$

Assuming 5% of ripple in the capacitor voltage, we can find the value of capacitor C. The peak to peak variation of the voltage v_{c1} is

$$\Delta v_{c1} = \frac{I_o}{fC_1} \quad (20)$$

Assuming 5% of ripple in capacitor voltage ΔV_{c1} , we can find the value of C_1 . The peak to peak variation of the voltage v_{c2} is

$$\Delta i_{L0} = \frac{kV_o}{8f^2 L_0 C_2} \quad (21)$$

Assuming 5% of ripple in the inductor current, we can find the value of L_0 . The peak to peak variation of voltage v_o and v_{c0} is

$$\Delta v_o = \Delta v_{c0} = \frac{I_o k}{64f^3 L_0 C_2 C_0} \quad (22)$$

Assuming 5% of ripple in capacitor voltage Δv_{c0} we can find the value of filter capacitor c_0 .

V. DIODE-CLAMP MULTILEVEL INVERTER

The most commonly used multilevel topology is the diode clamped inverter, in which the diode is used as the clamping device to clamp the dc bus voltage so as to achieve steps in the output voltage. Thus, the main concept of this inverter is to use diodes to limit the power devices voltage stress. The voltage over each capacitor and each switch is V_{dc} . An n level inverter needs $(n-1)$ voltage sources, $2(n-1)$ switching devices and $(n-1)(n-2)$ diodes. By increasing the number of voltage levels the quality of the output voltage is improved and the voltage waveform becomes closer to sinusoidal waveform




Figure.9. Diode-Clamped Multilevel Inverter Circuit Topologies.

Figure.9 shows a five-level diode-clamped converter in which the dc bus consists of four capacitors, $C_1, C_2,$

C3, and C4. For dc-bus voltage V_{dc} , the voltage across each capacitor is $V_{dc}/4$ and each device voltage stress will be limited to one capacitor voltage level $V_{dc}/4$ through clamping diodes. The order of numbering of the switches for phase a is $S_1, S_2, S_3, S_4, S_1', S_2', S_3'$ and S_4' . For example to have $V_{dc}/2$ in the output, switches S_1 to S_4 should conduct at the same time. For each voltage level four switches should conduct. As it can be seen in Table.1 the maximum output voltage in the output is half of the DC source. It is a drawback of the diode clamped multilevel inverter. This problem can be solved by using two times voltage source or cascading two diode clamped multilevel inverters. The output voltage of a 5-level diode clamped multilevel inverter all of the voltage level should have the same voltage value. The switching angles should be calculated in such a way that the THD of the output voltage becomes as low as possible. The switching angle calculation method that is used in this thesis is the harmonic elimination method. In this method the lower dominant harmonics can be eliminated by choosing calculated switching angles. Table-1 shows the output voltage levels and the corresponding switch states for one phase of the chosen five level DCMLI. The switches are arranged into 4 pairs (S_1, S_1'), (S_2, S_2'), (S_3, S_3'), (S_4, S_4'). If switching sequence as given in table 1. State condition 1 means switch ON and 0 means switch OFF.

Table 1: The switching state of diode clamp multilevel inverter.

V_0	S_1	S_2	S_3	S_4	S_1'	S_2'	S_3'	S_4'
$V_{dc}/2$	1	1	1	1	0	0	0	0
$V_{dc}/4$	0	1	1	1	1	0	0	0
0	0	0	1	1	1	1	0	0
$-V_{dc}/4$	0	0	0	1	1	1	1	0
$-V_{dc}/2$	0	0	0	0	1	1	1	1

The steps to synthesis the five level phase a output voltage in this work are as follows:

1. For phase a output voltage of $V_{an}=0$, two upper switches S_3, S_4 and two lower switches S_1' and S_2' are turned on.
2. For an output voltage of $V_{an}=V_{dc}/4$, three upper switches S_2, S_3, S_4 and one lower switch S_1' are turned on.
3. For an output voltage of $V_{an}=V_{dc}/2$, all upper switches S_1 through S_4 are turned on.

4. To obtain the output voltage of $V_{an}=-V_{dc}/4$, upper switch S_4 and three lower switches S_1', S_2' and S_3' are turned on.
5. For an output voltage of $V_{an}=-V_{dc}/2$, all lower switches S_1' through S_4' are turned on.

The phase a output voltage V_{an} has five states: $V_{dc}/2, V_{dc}/4, 0, -V_{dc}/4$ and $-V_{dc}/2$. The gate signals for the chosen five level DCMLI are developed using MATLAB-SIMULINK. The gate signal generator model developed is tested for various values of modulation index. Diode clamped multilevel inverter is a very general and widely used topology. DCMLI works on the concept of using diodes to limit voltage stress on power devices.

VI. MATLAB/SIMULATION RESULTS




Fig.10. Simulink model of the PV panel connected to the SEPIC converter with MPPT.




Fig.11. Simulation results of PV panel connected to the SEPIC converter with MPPT.




Fig.12. Simulink model of the PV panel connected to the self lift SEPIC converter with MPPT.




Fig.13.Simulation results of PV panel connected to the self lift SEPIC converter with MPPT.




Fig.14.Simulink model of the PV panel connected to the self lift SEPIC converter with MPPT and single phase five level inverter.




Fig.15.Output Voltage of five level inverter.

VII. CONCLUSION

This paper proposes a simple MPPT method that requires only measurements of voltage and current. The proposed Incremental conductance MPPT algorithm increases the efficiency and it tracks the maximum power from the sun. This method computes the maximum power and controls directly the extracted power from the PV by changing the duty cycle in the self lift SEPIC converter. This method computes the maximum power and controls directly the extracted power from the PV by changing the duty cycle in the Multi level SEPIC converter. The voltage produced by High Gain Multi level SEPIC converter is higher when compared to Self lift SEPIC converter. The proposed method offers different advantages which are: good tracking efficiency, response is high and well control for the extracted power and also for load voltage control.

REFERENCES

- [1] J.-H. Park, J.-Y. Ahn, B.-H. Cho, and G.-J. Yu, "Dual-module based maximum power point tracking control of photovoltaic systems," *IEEE Trans. Ind. Electron.*, vol. 53, no. 4, pp. 1036–1047, Jun. 2006.
- [2] Z. Yan, L. Fei, Y. Jinjun, and D. Shanxu, "Study on realizing MPPT by improved incremental conductance method with variable step-size," in *Proc. IEEE ICIEA*, Jun. 2008, pp. 547–550.
- [3] F. Liu, S. Duan, F. Liu, B. Liu, and Y. Kang, "A variable step size INC MPPT method for PV systems," *IEEE Trans. Ind. Electron.*, vol. 55, no. 7, pp. 2622–2628, Jul. 2008.
- [4] F. M. González-Longatt, "Model of photovoltaic module in Matlab," in *2do congreso iberoamericano de estudiantes de ingeniería en electrónica, electrónica y computación, ii cibelec*, 2005, pp. 1–5.
- [5] T. ESRAM and P. L. Chapman, "Comparison of photovoltaic array maximum power point tracking techniques," *IEEE Trans. Energy Convers.*, vol. 22, no. 2, pp. 439–449, Jun. 2007.
- [6] V. Salas, E. Olias, A. Barrado, and A. Lazaro, "Review of the maximum power point tracking algorithms for stand-alone photovoltaic systems," *Sol. Energy Mater. Sol. Cells*, vol. 90, no. 11, pp. 1555–1578, Jul. 2006.
- [7] G. Petrone, G. Spagnuolo, R. Teodorescu, M. Veerachary, and M. Vitelli, "Reliability issues in photovoltaic power processing systems," *IEEE Trans. Ind. Electron.*, vol. 55, no. 7, pp. 2569–2580, Jul. 2008.
- [8] N. Mutoh, M. Ohno, and T. Inoue, "A method for MPPT control while searching for parameters corresponding to weather conditions for PV generation systems," *IEEE Trans. Ind. Electron.*, vol. 53, no. 4, pp. 1055–1065, Jun. 2006.
- [9] N. Femia, G. Petrone, G. Spagnuolo, and M. Vitelli, "Optimization of perturb and observe maximum power point tracking method," *IEEE Trans. Power Electron.*, vol. 20, no. 4, pp. 963–973, Jul. 2005.
- [10] N. Femia, D. Granozio, G. Petrone, G. Spagnuolo, and M. Vitelli, "Predictive & adaptive MPPT perturb and observe method," *IEEE Trans. Aerosp. Electron. Syst.*, vol. 43, no. 3, pp. 934–950, Jul. 2007.
- [11] E. Koutroulis, K. Kalaitzakis, and N. C. Voulgaris, "Development of a microcontroller-based, photovoltaic maximum power point tracking control system," *IEEE Trans. Power Electron.*, vol. 16, no. 1, pp. 46–54, Jan. 2001.
- [12] S. Jain and V. Agarwal, "A new algorithm for rapid tracking of approximate maximum power point in photovoltaic systems," *IEEE Power Electron. Lett.*, vol. 2, no. 1, pp. 16–19, Mar. 2004.