



DESIGN AN AGING-AWARE RELIABLE H- MULTIPLIER

VEMULA PRIYANKA, M.Tech.,VLSI, E.C.E Dept.,CMR INSTITUTE OF TECHNOLOGY,

Mr.L.SUNEEL, Assistant Professor, E.C.E Dept.,CMR INSTITUTE OF TECHNOLOGY,

Mrs.C.SANTHI,Assistant Professor, E.C.E Dept, CMR INSTITUTE OF TECHNOLOGY.

ABSTRACT: This paper presents the design anH-Logic[H.L] multiplier for 32*32bit number multiplication. Modern computer system is a dedicated with very high speed unique multiplier. Therefore, this paper presents the design anH-Logic multiplier. The proposed system generates M,N and X blocks. By extending bit of the operands and generating an additional product the H-Logic multiplier is obtained. Multiplication operation is performed by the H-Logic efficient with the less area and it gives the reduces delay i.e., speed is increased.

Keywords: H.L, partial products, H- level logic unit.

INTRODUCTION

Multiplication is a basic fundamental operation in most signal processing algorithms. Multipliers have large area, long latency and consume operating considerable power. Therefore low-power multiplier design has been an important part in low-power VLSI system design. We have extensive work on low-power multipliers at technology, physical, circuit and logic levels. A system's performance is generally depends on the basically performance of the multiplier because the multiplier is generally the slowest element in any system.

LITERATURE SURVEY

Multiplication operation has been paid most attention by researchers, because addition is simply bitwise XOR operation between two field elements, and the more complex operations, inversion, can be carried out with a few multiplications.

In [21], an LSD-first multiplier with lower area-time complexity has been proposed using a new method for the accumulation in which XOR gates and D flip-flops (FFs) have been replaced by T FFs and feedback loops have been eliminated. In [30], a multiple-bit serial-parallel multiplier has been proposed. One operand is decomposed recursively and the other operand is pre-reduced hierarchically. The multiplier has higher area complexity compared with some of the existing multipliers; however, it has lower critical path delay, which results in lower area-time complexity.

A low-complexity digit-serial SPB multiplier using the proposed (b, 2)-way Karatsuba decomposition has been proposed. The (4, 2)-way and (6, 2)-way Karatsuba-based digit-serial multipliers have been implemented and compared with the existing SPB multiplier. The Karatsuba-based digit-serial

SPB multiplier shows lower area complexity, less area-delay product, and less

energy consumption compared with the existing SPB multiplier.

PROPOSED TECHNIQUE

In this paper, a H- technique is adopted in design of a digit-serial PB multiplier. To the best of our knowledge, a factoring method has not been reported in the literature being used in the design of a finite field multiplier at an architectural level. A logic gate substitution technique is also used in our design to reduce the internal power consumption of the proposed H- multiplier. The synthesis results show that our new design has both the lowest area consumption and the less memory used consumption among several similar existing works.

A column-bypassing multiplier is an improvement on the normal array multiplier (AM). The multiplier array consists of $(n-1)$ rows of carry save adder (CSA), in which each and every row contains $(n - 1)$ full adder (FA) cells. Each FA in the CSA array has two outputs: 1) the sum bit goes down and 2) the carry bit goes to the lower left FA. The last row is a ripple adder for carry propagation.




Fig. 1 4 x 4 HIGH PERFORMANCE H-LOGIC MULTIPLIER



System/parameter	Area[kb]	Delay[ns]
Existed System	382256	410
Proposed system	366700	102.80

Table.1 comparison table

The above comparison table shows that area of the proposed system is less compare with the existed system and delay is also efficient.

CONCLUSION

The H - technique has been adopted for a new architecture level design that minimizes the switching activities and consequently, reduces the power consumption of a digit-serial multiplier. The logic gate substitution technique has also been utilized to further reduce the power consumption of the digit-serial H-multiplier. Moreover, the area complexity of the finite field multiplier has been reduced.

REFERENCES

[1] R. Vattikonda, W. Wang, and Y. Cao, "Modeling and miimization of pMOS NBTI effect for robust naometer design," in *Proc. ACM/IEEE DAC*, Jun. 2004, pp. 1047–1052.

[2] H. Abrishami, S. Hatami, B. Amelifard, and M. Pedram, "NBTI-aware flip-flop characterization and design," in *Proc. 44th ACM GLSVLSI*, 2008, pp. 29–34

[3] S. V. Kumar, C. H. Kim, and S. S. Sapatnekar, "NBTI-aware synthesis of digital circuits," in *Proc. ACM/IEEE DAC*, Jun. 2007, pp. 370–375.

[4] A. Calimera, E. Macii, and M. Poncino, "Design techniques for NBTI tolerant power-gating architecture," *IEEE Trans. Circuits Syst., Exp. Briefs*, vol. 59, no. 4, pp. 249–253, Apr. 2012.

[5] K.-C. Wu and D. Marculescu, "Joint logic restructuring and pin reordering against NBTI-induced performance degradation," in *Proc. DATE*, 2009, pp. 75–80.

[6] Y. Lee and T. Kim, "A fine-grained technique of NBTI-aware voltagescaling and body biasing for standard cell based designs," in *Proc. ASPDAC*, 2011, pp. 603–608.

[7] M. Basoglu, M. Orshansky, and M. Erez, "NBTI-aware DVFS: A new approach to saving energy and increasing processor lifetime," in *Proc. ACM/IEEE ISLPED*, Aug. 2010, pp. 253–258.

[8] K.-C. Wu and D. Marculescu, "Aging-aware timing analysis and optimization considering path sensitization," in *Proc. DATE*, 2011, pp. 1–6.

[9] K. Du, P. Varman, and K. Mohanram, "High performance reliable variable latency carry select addition," in *Proc. DATE*, 2012, pp. 1257–1262.

[10] A. K. Verma, P. Brisk, and P. Ienne, "Variable latency speculative addition: A new paradigm for arithmetic circuit design," in *Proc. DATE*, 2008, pp. 1250–1255.