# Design of Efficient 64-Bit Parallel PrefixBrentKung Adder 

${ }^{1}$ JAKKULA RADHIKA, M.Tech.,VLSI, E.C.E Dept.,CMR INSTITUTE OF TECHNOLOGY,

Mr.P.PAVAN KUMAR, Assistant Professor, E.C.E Dept.,CMR INSTITUTE OF TECHNOLOGY,
Dr. A. BALAJI NEHRU, Professor, E.C.E Dept, CMR INSTITUTE OF TECHNOLOGY.


#### Abstract

A parallel-prefix adder gives the most excellent performance in VLSI design. However, performance of Brent-kung adder through black cell takes large area. So, gray cell can be replaced instead of black cell which gives the Efficiency inBrent-kungAdder. The proposed system hastwo stages of operations they are preprocessing stage and generation stage. The preprocessing stagehaving propagate and generate.Generation stage focuses on carry generation and final result. In ripple carry adder each bit having addition operation is waited for the preceding bit addition operation. In efficient Brent - Kungadder, addition operation does not wait for preceding bit addition operation and modification is done at gate level toimprove the speed and decreases the area.


INDEX TERMS: Ripple carry adder, EfficientBrent-Kung adder,Black cell, Gray cell

## I INTRODUCTION

Ripple carry adder is used for the addition task i.e., if N -bits addition operation is performed by the full adder with N - bits. In ripple carry adder each full adder operation consists of sum and carry, that carry will be given to next bit full adder operation, that processes is continuous till the $\mathrm{N}^{\text {th }}$ bit operation. The $\mathrm{N}-1^{\text {th }}$ bit full adder operation carry will be given to the $\mathrm{N}^{\text {th }}$ bit full adder operation present in the ripple carry adder. [1]

Addition procedure is the main process in digital signal processing and control systems. The high-speed and accuracy of a processor or system depends on the adder performance. Multiplexer is combinational circuit which consists of multiple inputs and a single output. In general purpose processors and DSP processors the addition

The 3-bit ripple carry adder is shown in Fig.1. The first bit carry is given to second bit full adder and similarly the second bit carry is given to the third bit full adder. The addition process is performed from least significant bit to most significant bit in ripple carry adder[1]. Configuration logic and routing resources in FieldProgrammable Gate Array.


Fig.1: Three Bit Ripple Carry Adder

## II BRENT-KUNG ADDER

BrentKung adder is used for high performance addition operation. The Brentkung is the parallel prefix adder used to perform the addition operation [3]. It is looking like tree structure to perform the arithmetic operation. The Brent-kung adder consists of black cells and gray cells. [2] Each black cell consists of two AND gates and one OR gate [4]. Each gray cell consists of only one AND gate. $\mathrm{p}_{\mathrm{i}}$ denotes propagate and it consists of only one AND gate[5] given in equation 1. $\mathrm{g}_{\mathrm{i}}$ denotes generate and it consists of one AND gate and OR gate given in equation 2. [6]

$$
\begin{align*}
& \mathrm{p}_{\mathrm{i}}=\mathrm{A}_{\mathrm{i}} \text { XOR } \mathrm{B}_{\mathrm{i}} \text {-------------- (1) } \\
& \mathrm{g}_{\mathrm{i}}=\mathrm{A}_{\mathrm{i}} \text { AND }_{\mathrm{i}} \tag{2}
\end{align*}
$$

$\mathrm{G}_{\mathrm{i}}$ denotes carry generate and it consists of one AND gate and OR gate given in equation 3 used for first black cell. [8]

$$
\mathrm{G}_{\mathrm{i}}=\mathrm{p}_{\mathrm{i}} \text { OR }\left[\mathrm{g}_{\mathrm{i}} \text { AND } \mathrm{c}_{\mathrm{in}}\right]---(3)
$$

## IIIPROPOSED BRENTKUNG ADDER

The proposed Brent-kung adder is flexible to speed up the binary addition and the arrangementlooks like tree structure for the high performance of arithmetic operations.

Field programmable gate arrays [FPGA's] are mostly used in recent years because they improve the speed of microprocessor based applications like mobile communication, DSP and telecommunication. Research on binary operation fundamentals and motivation gives development of devices. The construction of efficientBrent-kung adder consists oftwo stages. They are preprocessing stage and generation stage.

## Pre-Processing Stage:

In the pre-processing stage, generate and propagate are from each pair of the inputs. The propagate gives "XOR" operation of input bits and generates gives "AND" operation of input bits [7]. The propagate $\left(\mathrm{P}_{\mathrm{i}}\right)$ and generate $\left(\mathrm{G}_{\mathrm{i}}\right)$ are shown in below equations $4 \& 5$.

$$
\begin{aligned}
& \mathrm{P}_{\mathrm{i}}=\mathrm{A}_{\mathrm{i}} \text { XOR } \mathrm{B}_{\mathrm{i}} \text {------ (4) } \\
& \mathrm{G}_{\mathrm{i}}=\mathrm{A}_{\mathrm{i}} \text { AND B }_{\mathrm{i}} \text {------ (5) }
\end{aligned}
$$

## Generation Stage:

In this stage, carry is generated for each bit is called carry generate $\left(\mathrm{C}_{\mathrm{g}}\right)$ and carry is propagate for each bit is called carry generate $\left(\mathrm{C}_{\mathrm{p}}\right)$. The carry propagate and carry
generate is generated for the further operation, final cell present in the each bit operate gives carry. The last bit carry will help to sum of the next bit simultaneously till the last bit. The carry generate and carry propagate are given in below equations $6 \&$ 7.

$$
\begin{gathered}
C_{p}=P_{1} \text { AND } P_{0}---\cdots-\cdots--\cdots----(6) \\
C_{g}=G_{1} \text { OR }\left(P_{1} \text { AND } G_{0}\right) \text {------ (7) }
\end{gathered}
$$

The above carry propagate $C_{p}$ and carry generation $\mathrm{C}_{\mathrm{g}}$ in equations $6 \& 7$ is black cell and the below shown carry generation in equation 8 is cell i.e., gray cell. The carry propagate is generated for the further operation. The final cell present in the each bit operation gives carry. The last bit carry will lead tosum of the next bit simultaneously till the last bit. This carry is used for the next bit sum operate, the carry generate isgiven in below equations 8 .

$$
\mathrm{C}_{\mathrm{g}}=\mathrm{G}_{1} \text { OR }\left(\mathrm{P}_{1} \text { AND } \mathrm{G}_{0}\right) \text {------ (8) }
$$

The carry of a first bit is XORed with the next bit of propagates then the output is given as sum and it is shown in equation 9 .

$$
\mathrm{S}_{\mathrm{i}}=\mathrm{P}_{\mathrm{i}} \text { XOR C } \mathrm{C}_{\mathrm{i}-1} \text {------- (9) }
$$

It is used for two thirty-two bit addition operations and each bit undergoes preprocessing stage and generation stage then gives the final sum.

The first input bits goes under preprocessing stage and they will produce propagate and generate. These propagates and generates undergoes generation stage produces carry generates and carry propagates then gives final sum. The step by step process of efficientBrent-kung adderis shown in Fig.2.


Fig.2: Block Diagram

The efficient Brent-kungadder arrangement is looking like tree structure for the high performance of arithmetic operations and it is the high speed adder which focuses on gate level logic. It designs with a reduction of number of gates. So, it decreases the delay and memory used in this architecture.

The efficient Brent-kung adder is shown in fig. 3 which improves the speed and decrease the area for the operation of 16-bit addition. The input bits $A_{i}$ and $B_{i}$ concentrates on generate and propagate by XOR and AND operations respectively. The propagates and generates undergoes the operations of black cell and gray cell and gives the carry $\mathrm{C}_{\mathrm{i}}$. That carry is XORed with the propagate of next bit, that gives sum.


The properties of the operations are evaluated in parallel with accept the trees to overlap which leads to parallelization. The architecture ofEfficient Brent-kung adder gives the less delay and less memory for the operation of 16 -bit addition.


Fig.4: 64-bit Efficient Brent-kung Adder
The architecture of 64-bit Efficient Brentkung adder is shown in Fig.4. The logical circuit is using multiple adders to find the ans i.e., sum of N -bit numbers. Each addition operation has a carry input $\left(\mathrm{C}_{\mathrm{in}}\right)$ which is the previous bit carry output ( $\mathrm{C}_{\text {out }}$ ).

Research on binary addition innovatively motivates gives development of devices. Many parallel prefix networks describe the literature of parallel addition operation. The parallel prefix adders are Brent-kung, Kogge-stone, brent-kung, Sklansky, etc,. The fast and accurate performance of an adder gives toused in the very large scale integrated circuits design and digital signal processors.

## IV SIMULATION RESULTS

The Efficient Brent-kung adder is design with an VHDL (very high speed integration hardware description language). Xilinx project navigator 14.1 is used andSimulation results of 16-bit efficient Brent-kungare shown in Fig.5.


The architecture of 64-bit Efficient Brentkung adder is shown in Fig. 4 and the Simulation results is shown in Fig.6.


The design of adders is done on VHDL. The memory and delay performance Efficient Brent-kungadder (EBK) is shown in Table. 1

| Adder | Delay(ns) | Memory <br> used(MB) |
| :---: | :---: | :---: |
| 8-bit <br> Efficient <br> Brent-kung <br> adder | 11.2 | 181 |
| 16-bit <br> Efficient <br> Brent-kung <br> adder | 12.2 | 184 |
| 64-bit <br> Efficient <br> Brent-kung <br> adder | 13.275 | 208.9 |

Table.1: Delay and memory used in EBK

## V CONCLUSION

In this paper, new approaches to design an efficient Brent-kung adder look like tree structure and cells in the carry generation stage are decreased to speed up the binary addition. It concentrates on gate levels to perk upthe speed and decreases the memory used.The proposed adder addition operation
offers elude great advantage in reducing delay.

## REFERENCES

[1] Pakkiraiah chakali, madhu kumar patnala "Design of high speed Brent - Kung based carryselect adder" IJSCE march 2013
[2] David h,k hoe, Chris Martinez and sri jyothsna vundavalli "Design and characterization of parallel prefix adders using FPGAs", Pages.168-172, march2011 IEEE.
[3] K.Vitoroulis and A.J. Al-Khalili, "performance of parallel prefix adders implemented with FPGA technology," IEEE Northeast Workshop on circuits and systems, pp.498-501, Aug. 2007.
[4] Haridimos t.vergos, Member, IEEE and Giorgos Dimitrakopoulos, Member, IEEE,"On modulo $2^{\mathrm{n}}+1$ adder design"IEEE Trans on computers, vol.61, no.2, feb 2012
[5] Giorgos Dimitrakopoulos and Dimitris Nikolos, "High-Speed Parallel-Prefix VLSI Ling Adders" IEEE Trans on computers, vol.54, no.2, Feb. 2005.
[6] S.Knowles,"Afamily ofadders," Proc. $15^{\text {th }}$ Symp. Comp. Arith.,pp.277-281,June2001.
[7] R.BrentandH.Kung,"Aregular layout for parallel adders," IEEE Trans. Computers, vol. C-31,no.3, pp. 260-264,March1982.
[8] R.E. Brent and M.J. Kung, "Parallel Prefix Computation," J. ACM, vol. 27, no. 4, pages 831-838, Oct. 1980.

