

Npc Based 5 Level Two-Stage Energy Storage Solar Photovoltaic-Based Stand-Alone Scheme for Rural Deployment

K.RASAGNA

M-tech Student Scholar

Department of Electrical & Electronics Engineering,
T.K.R Engineering College, Meerpet;
Hyderabad (Dt); Telangana, India.
Email: rasagna1893@gmail.com.

V.SWARUPA

Associate Professor

Department of Electrical & Electronics Engineering,
T.K.R Engineering College, Meerpet;
Hyderabad (Dt); Telangana, India.
Email: v.swarupa81@gmail.com

Abstract: In this PV-based stand-alone scheme for application in rural areas is proposed. Photovoltaic (PV) has become one of the most promising candidates among the available RESs. However, the availability of PV power is intermittent in nature, and hence, PV-based stand-alone systems need an energy storage element which is generally realized by utilizing a battery bank. The major challenges in designing such systems are as follows: 1) extraction of maximum power from the PV array 2) protection of the battery from overcharge and over discharge 3) dc to ac conversion and 4) provision for adequate voltage boosting. As multiple objectives are required to be satisfied, the existing schemes for stand-alone systems require a minimum of multi converter stages, leading to considerable reduction in the reliability and efficiency of the system. In order to address this issue, a two-stage stand-alone scheme consisting of a novel transformer coupled dual-input converter (TCDIC) followed by a NPC based five level inverter is proposed. The proposed TCDIC can realize maximum power point tracking and battery charge control while maintaining the proper voltage level at the load terminal. A suitable control strategy for the proposed TCDIC devised for manipulating the TCDIC to realize the first two aforementioned objectives, while the third objective is achieved by employing a conventional proportional integral (PI) controller to control the output voltage of the full bridge inverter through sinusoidal pulse width modulation. The simulation results are performed by using Matlab/simulink software.

Index Terms—Battery charge control, dual-input dc–dc converter, PV-based stand-alone scheme, solar photovoltaic (PV) converter.

1. INTRODUCTION

Nowadays demand for power throughout the world increases and these demands cannot meet by conventional sources (like thermal and hydro generation) because of limited availability of coal and water. Hence entire world foot forward to the renewable energy sources like wind and solar energy they never going to be vanish, and these are the most promising alternatives to replace conventional energy sources [1], [2]. But effective utilization of renewable sources and for getting maximum power output requires fast acting power electronic converters [3]. For multi-phase applications, two types of power electronic configurations are commonly used to transfer power from the renewable energy resource to the five level: 1) single-stage and 2) double-stage conversion. In the doublestageconversion for a PV system, the first stage is usually a dc/dc converter and the second stage is a dc/ac inverter. In first stage the DC-DC converter provides maximum power tracking from PV module and also produces appropriate DC voltage for stage-2 inversion. In

stage-2 (inversion stage) inverter produces 3- ϕ sinusoidal voltages or currents and it transfers power to load connected or to the five levels.

In the case of single-stage connection, only one converter is desired to fulfill the double-stage functions, and hence the system will have a lower cost and higher efficiency, however, a more complex control method will be required. For industrial high power applications need a 3- ϕ system, single stage PV energy systems by using a voltage-source converter (VSC) for power conversion [4], [5]. Because of unpredictable and fluctuating nature of solar PV and wind energy systems the output of these systems not constant at terminal ends to overcome such difficulty a battery storage system is employed. This also can boost the flexibility of power system control and increase the overall availability of the system [2].

High-gain multi winding transformer-based converters can be used to address this issue. However, such systems require a minimum of eight controlled switches. This is in addition to the four switches that are required to realize the inverter. Furthermore, existing stand-alone schemes employ an additional dedicated dc–dc converter to realize MPP operation. As PV power remains unavailable for more than half of a day, the utilization of this aforementioned dedicated converter becomes very poor.

A scheme wherein the use of a dedicated dc–dc converter for MPPT operation is avoided is proposed. This scheme has the PV array and battery connected in series and is designed for application in PV-powered lighting system. However, the scheme presented has the following limitations:

- 1) The presence of resonant elements makes the system sensitive to parameter variation;
- 2) Permissible variation in the duty ratio of the switches is limited within a certain range; and
- 3) Voltage gain is quite limited. A similar approach has also been reported for application in a five level-connected scheme.

However, the aforementioned schemes have to bypass the PV array by a diode and an inductor when PV power goes to zero.

This results in overall gain reduction as the PV and battery are connected in series.

In order to address the limitations encountered, a transformer-coupled dual-input converter (TCDIC)-based stand-alone scheme is proposed in this paper. The input stage of the proposed TCDIC is realized by connecting the PV array in series with the battery, thereby facilitating the boosting capability of the converter. The output

voltage level of the TCDIC is further enhanced by incorporating a high-frequency step-up transformer. The unique feature of TCDIC is that it can be made to perform MPPT operation, battery charge control, and voltage boosting by employing a proper control algorithm.

Hence, all of the facilities that are achieved in the existing stand-alone schemes by involving two or more stages of dc-dc converters can be obtained by employing the proposed singlestage TCDIC. A standard full-bridge inverter is employed at the output of TCDIC to achieve dc-ac conversion. The basic philosophy of this scheme and its very preliminary study have been presented, and subsequently, further work that has been carried out on this scheme is presented in this paper.

II. OPERATING PRINCIPLE OF TCDIC

The schematic diagram of the TCDIC is depicted in Fig. 1. From this figure, it can be noted that no dedicated converter




Fig. 1. Schematic circuit diagram of TCDIC.




Fig. 2. Waveforms of currents flowing through and voltage across different key circuit elements of TCDIC when (a) i_L is positive and (b) i_L is negative.

is employed for ensuring the MPP operation of the PV array, which leads to the improved utilization of the converters involved. Furthermore, only one converter stage is present in the path between the PV array and the

battery, thereby improving the charging efficiency of the battery. The inductor current i_L is designed to be continuous. The switches S_1 and S_2 are operated in complementary fashion. All semiconductor devices and passive elements are assumed to be ideal in the following analysis.

A. Operation of the Converter When Inductor Current is Positive

The waveforms of the currents flowing through and voltages across different key circuit elements of TCDIC, while the current flowing through the inductor L is positive, are shown in Fig. 2(a). The various possible switching modes during this condition are analyzed in this section.

a) Mode I (0 to t_1 ; S_1 and D_3 conducting): When S_1 is turned on, the PV array voltage v_{pv} is impressed across L , and the inductor current i_L increases. During this period, the voltage impressed across the primary winding of the transformer is $v_{pri} = (v_{pv} + v_b - v_{C1})$, wherein v_b is the battery voltage and v_{C1} is the voltage across the capacitor C_1 . Hence, the primary current of the transformer, i_{pri} , increases, and the capacitor C_1 gets charged. The current flowing through the secondary




Fig. 3. Equivalent circuit diagram of TCDIC when operating in mode I and inductor current is positive.




Fig. 4. Equivalent circuit diagram of TCDIC when inductor current is positive: (a) Mode II and (b) mode III.

Winding of the transformer, i_{sec} , also increases. The diode D_3 is forward biased, and the capacitor C_2 gets charged. The voltage across C_2 is given by $v_{C2} = n(v_{pv} + v_b - v_{C1})$, wherein n is the turns ratio of the transformer. The equivalent diagram of TCDIC during this mode is shown in Fig. 3.

b) Mode II (t_1 to t_2 ; D2 and D4 conducting): This mode begins when S1 is turned off and S2 is turned on. At the starting of this mode, i_L is positive, and as S1 is turned off, i_{pri} is zero. Since $i_L > i_{pri}$, the diode D2 starts conducting.

The voltage impressed across L is $v_L = -v_b$, and hence, i_L starts decreasing. The voltage impressed across the primary winding of the transformer is $v_{pri} = -v_{C1}$, and hence, i_{pri} becomes negative and starts decreasing, thereby discharging C1. The current flowing through the secondary winding of the transformer, i_{sec} , reverses, and the diode D4 gets turned on. The capacitor C3 is getting charged, and the voltage across C3 can be expressed as $v_{C3} = n(v_{C1})$. During this mode, $i_L > (-i_{pri})$ and diode D2 is forward biased. This mode continues until i_L becomes equal to $(-i_{pri})$. The equivalent circuit diagram of TCDIC during this mode is shown in Fig. 4(a).

c) Mode III (t_2 to t_3 ; S2 and D4 conducting): When i_L becomes smaller than $(-i_{pri})$, the diode D2 is reverse biased, and the switch S2 starts conducting. The rest of the operation remains the same as that of mode II. The equivalent circuit diagram of TCDIC during this mode is shown in Fig. 4(b).

B. Operation of the Converter When Inductor Current is Negative

The waveforms of the currents flowing through and voltages across different key circuit elements of TCDIC, while the current flowing through the inductor L is negative, are shown in Fig. 2(b). The various possible switching modes during this condition are analyzed in this section.




Fig. 5. Equivalent circuit diagram of TCDIC when inductor current is negative: (a) Mode I and (b) mode II.

d) Mode I (0 to t_1 ; D1 and D3 conducting): This mode begins when S1 is turned on and S2 is turned off. At the starting of this mode, i_L is negative, and i_{pri} is zero. Hence, the diode D1 starts conducting. The rest of the operation is the same as that of mode I discussed in the previous section. This mode continues until i_{pri} becomes equal to $(-i_L)$. The equivalent circuit diagram of TCDIC during this mode is shown in Fig. 5(a).

e) Mode II (t_1 to t_2 ; S1 and D3 conducting): When i_{pri} becomes greater than $-i_L$, the diode D1 is reverse biased, and the switch S1 starts conducting. The rest of the operation is the same as that of mode I discussed in the previous section. The equivalent circuit diagram of TCDIC during this mode is shown in Fig. 5(b).

f) Mode III (t_2 to t_3 ; S2 and D4 conducting): This mode begins when S1 is turned off and S2 is turned on. During this mode, both i_L and i_{pri} are negative, and the switch S2 conducts. The negative current in the primary winding of the transformer results in negative current in the secondary winding of the transformer. Hence, the diode D4 is forward biased, and the capacitor C3 gets charged. During operation in this mode, $v_L = -v_b$, $v_{pri} = -v_{C1}$, and $v_{C3} = n v_{C1}$. The equivalent circuit diagram of TCDIC during this mode is the same as that shown in Fig. 4(b), except that the direction of i_L is reversed. From Fig. 1, the voltage v_L across the inductor L can be expressed as

$$\begin{aligned} v_L &= v_{pv}, & \text{when } S_1 \text{ is on} \\ v_L &= -v_b, & \text{when } S_2 \text{ is on} \end{aligned} \quad (1)$$

Therefore, the average voltage drop across the inductor is

$$V_L = D V_{pv} - (1 - D) V_b$$

Wherein D is the duty ratio of the switch S1. Equating the average voltage drop across the inductor to zero,

$$V_{pv} = \left[\frac{(1 - D)}{D} \right] V_b \quad (2)$$

From (2), it can be inferred that the PV voltage can be controlled by manipulating D as battery voltage V_b can be assumed to be a stiff source. Therefore, the MPPT operation of the PV array can be achieved through a proper manipulation of D. The average output voltage of the TCDIC, V_{dc} , is given by

$$\begin{aligned} V_{dc} &= (V_{C2} + V_{C3}) \\ &= [n(V_b + V_{pv} - V_{C1}) + nV_{C1}] \\ &= n(V_b + V_{pv}). \end{aligned} \quad (3)$$

Applying KCL at point A of Fig. 1,

$$i_L + i_{cpv} = i_b + i_{pv} \quad (4)$$

Considering the average values of i_L , i_{cpv} , i_b , and i_{pv} over a switching cycle and noting that $\bar{i}_{cpv} = 0$, (4) transforms to

$$I_b = I_L - I_{pv} \quad (5)$$

From (5), it can be noted that, for $I_L > I_{pv}$, the battery is charged and, for $I_L < I_{pv}$, the battery is discharged. Therefore, by controlling I_L , for a given I_{pv} , battery charging and discharging can be controlled. The drawback of TCDIC and the associated design constraints are presented in [23]. The details of the control strategy devised for TCDIC are discussed.

IV. CONTROL STRUCTURE

The controller of a stand-alone system is required to perform the following tasks: 1) extraction of maximum

power from the PV array; 2) manipulate the battery usage without violating the limits of overcharge and overdischarge; and 3) dc–ac conversion while maintaining the load voltage at the prescribed level. A controller is devised for manipulating the TCDIC to realize the first two aforementioned objectives, while the third objective is achieved by employing a conventional proportional integral (PI) controller to control the output voltage of the fullbridge inverter through sinusoidal pulse width modulation. As the conventional control scheme is used for controlling the output voltage of the inverter, its design issues are not discussed in this paper. The details of the control algorithm devised for TCDIC are presented in this section. In order to achieve the desired functionalities, TCDIC is required to operate in one of the following modes.

1) **MPPT mode:** Maximum power is extracted from the PV array when the system is operating in this mode. However, in order to operate in this mode, one of the following conditions must be satisfied: 1) Available maximum PV power P_{mpp} is more than the load demand PI , and the surplus power can be consumed by the battery without being overcharged; and 2) $P_{mpp} < PI$ and the battery have the capability to supply $PI - P_{mpp}$ without being overdischarged. The PV power in MPPT mode is given by $P_{pv} = P_{mpp} = (P_b + PI)$, where P_b is the battery power which is defined as positive during charging and negative while discharging.




Fig. 6. Control structure for the proposed TCDIC.

2) **Non-MPPT mode:** Based on the state of charge (SOC) level of the battery, its charging current is required to be limited to a maximum permissible limit $I_b \max$ to prevent the battery from getting damaged due to overcharge. The maximum charging current limit $I_b \max$ restricts the maximum power that can be absorbed by the battery to $P_b \max = I_b \max * V_b$. When $P_{mpp} > PI$ and the surplus power is more than $P_b \max$, the system cannot be operated in MPPT mode as it would overcharge the battery. During this condition, power extraction from PV is reduced to a value given by $P_{pv} = (P_b \max + PI)$. This mode of operation is known as non-MPPT mode.

3) **Battery only (BO) mode:** The system operates in BO mode when there is no PV power and the battery has the

capability to supply the load demand without being overdischarged.

4) **Shutdown mode:** When $P_{mpp} < PI$ and the battery does not have the capability to supply $PI - P_{mpp}$, the system needs to be shut down to prevent the battery from being overdischarged.

The control algorithm that is employed to select the proper mode of operation for the TCDIC, depending on the status of the SOC of the battery vis-a-vis the availability of power from the solar array, is shown in Fig. 6. The proper mode selection is done by four logical decision-making blocks (DMBs). The control block DMB-1 sets the reference for the PV array voltage (V_{pvref}). It also decides whether the system will operate in BO mode or in MPPT mode. When it is found that $i_{pv} > 0$, thereby indicating the availability of PV power, the MPPT mode of operation is selected, and the output of the MPPT algorithm block (i.e., V_{mpp}) sets V_{pvref} . When the PV power is not available, the BO mode is selected, and V_{pvref} is taken as V_{pvr} wherein V_{pvr} is selected so as to maintain the output voltage V_{dc} within the desired range of 350–460 V as per (3). The error between V_{pvref} and V_p is passed through a PI controller to set the required reference for the inductor current (i_{Lstar}). An upper limit $I_{L \max}$ and a lower limit $I_{L \min}$ is imposed on i_{Lstar} based on the relationship given in (5) to prevent overcharging and overdischarging of the battery, respectively. These two limits are derived as follows:

$$I_{L \max} = I_{b \max} + I_{pv}$$


$$I_{L \min} = I_{b \min} + I_{pv}$$

Wherein $I_b \max$ and $I_b \min$ are the maximum permissible charging and discharging current of the battery, respectively. These two limits are set based on the SOC level and the allowable depth of discharge of the battery [25]. The block DMB-4 is employed to carry out the aforementioned functions. The block DMB-2 sets the reference level for the inductor current i_{Lref} after resolving the constraints imposed by $I_{L \max}$ and $I_{L \min}$.

When i_{Lref} remains within its prescribed limit, the system operates either in MPPT mode (for $i_{pv} > 0$) or in BO mode (for $i_{pv} \leq 0$). When i_{Lref} hits its lower limit, thereby indicating that the overdischarge limit of the battery is reached, DMB-3 withdraws gating pulses from all the switches and shuts down the system. When the battery overcharging limit is attained, i_{Lref} hits its upper limit. This situation arises only when the system is operating in MPPT mode with $P_{mpp} > PI$ and the surplus power is more than $P_b \max$. In this condition, i_{Lref} is limited to $I_{L \max}$ to limit the battery charging current to $I_b \max$, and the MPPT is bypassed. As the battery charging current is limited to $I_b \max$, power consumed by the battery is restricted to $P_b \max$. This makes the available PV power more than $(PI + P_b \max)$. This extra PV power starts charging the PV capacitor, and its voltage increases beyond V_{mpp} , thereby shifting the PV operating point

toward the right side of the MPP point, and the power extracted from the PV array reduces. This process continues until the power drawn from the PV array becomes equal to $(P_l + P_b \max)$. Hence, during operation of the system in nonMPPT mode, the PV array is operated at a point on the right side of its true MPP, and hence, $P_{pv} < P_{mpp}$. If there is a decrement in load demand while operating in non-MPPT mode, power drawn from the PV array becomes more than $(P_l + P_b \max)$, and this excess power drawn starts charging the PV capacitor, thereby shifting the operating point of the PV further toward the right side of its previous operating point. In case of an increment in the load demand, the power drawn from the PV array falls short of supplying the load demand and the dc-link capacitors, and the PV capacitor starts discharging. As the voltage of the PV capacitor falls, the operating point of the PV array shifts toward the left side from its previous operating point. This leads to an increment in the power drawn from the PV array, and this process continues until the power balance is restored. In case the load demand increases to an extent such that the PV power available at its MPP falls short to supply this load, the battery will come out of its charging mode, i_{Lref} will become less than $I_{L \max}$, and the system operates in MPPT mode.

THE MULTI-LEVEL NPC VSI



Diode Clamped Multi-Level Inverter.

The diode-clamped inverter was also called the neutral-point clamped (NPC) inverter because when it was first used in a multi-level inverter the mid-voltage level was defined as the neutral point level.

A multi-level diode-clamped inverter is shown in Fig. 7. In this circuit, the dc-bus voltage is split into multi levels by two series-connected bulk capacitors, C1 and C2. The middle point of the two capacitors N can be defined as the neutral point. The output voltage V_{AN} has multi states: $V_{dc}/2$, 0, and $-V_{dc}/2$. For voltage level $V_{dc}/2$, switches S1 and S2 need to be turned on; for $-V_{dc}/2$, switches S'1 and S'2 need to be turned on; and for the 0 level, S2s and S'1s need to be turned on. The two diodes D5 and D6 clamp the switch voltage to half the level of the dc-bus voltage. When both S1s and S2s turn on, the voltage across A and O is V_{dc} , i.e., $V_{AO} = V_{dc}$. In this case, D6

balances out the voltage sharing between S'1 and S'2 with S'1 blocking the voltage across C1 and S'2 blocking the voltage across C2.

Some of the important features of diode clamped inverter are given below: Low voltage power semiconductor devices: The m-level diode clamped inverter requires $(m+1)$ active devices (GTO and IGBT's etc) per phase and each active device will see a blocking voltage of $(V_{dc} / (m-1))$.

Duty cycle of switching devices: The duty cycle of the power switches is different. So switches of different current rating have to be used for optimal design.

(a) Rating for clamping diodes: For five and higher level inverters, the voltage blocking capability of the diodes are different. So the diodes will have different voltage ratings. Assuming that the characteristics of diodes are identical, then multiple diodes of same voltage rating have to be used to achieve required voltage-blocking capacity. Hence, for a sufficiently large number of levels, the number of diodes required will become too large and will make the circuit less reliable. Also power circuit layout and packaging becomes difficult.

(b) Capacitor voltage unbalance: The midpoint voltage is derived using capacitors and these carry load current.

Unequal loading of the capacitors leads to imbalance in the dc bus capacitor voltages and this will cause the dc midpoint voltage to drift. This is not a serious problem for utility applications such as, static VAR generators (SVG), active power filters, etc., where the inverters need to supply only the reactive power.

(c) High voltage surge: During turn off, the devices will experience a high transient over voltage and also snubbers are required to distribute the voltage across clamping diodes in a uniform fashion. The design of snubbers is complicated, as the current through these snubbers is bi-directional.

When the number of output levels is sufficiently high, the inverter system required a huge number of clamping devices due to the series connection of clamping diodes and capacitors. These not only increase the cost of the system, but also controlling the inverter output and capacitor voltage balance becomes more complex when the number of levels is higher than five. Thus diode clamped inverters are usually limited to multi or (maximum).

V.MATLAB/SIMULATION RESULTS




Fig 7 Matlab/simulation conventional method of Schematic of the complete stand-alone scheme.




Fig 8 Simulated response of the system under steady-state operation in MPPT mode. (a) v_{pv} , i_{pv} , and i_b . (b) v_{dc} and load voltage.




Fig 9 simulation wave form of dc-link and output voltage




Fig 10 Simulation response of the system under steady-state operation in MPPT mode. v_{pv} , i_{pv} , and i_b . v_{dc} and load voltage.




Fig 11 simulation wave form of dc-link and output voltage




Fig 12 Simulation response of the system under steady-state operation in MPPT mode. v_{pv} , i_{pv} , and i_b . v_{dc} and load voltage.




Fig 13 simulation wave form of dc-link and output voltage




Fig 14 Matlab/simulation proposed method of Schematic of the complete five level systems




Fig 15 Simulation response of the output five level inverter voltages

VI CONCLUSION

A solar PV-based stand-alone scheme for application in rural areas is proposed in this paper. It is realized by involving a new TCDIC followed by a conventional full-bridge dc to ac inverter. A multi-level NPC voltage source inverter that can integrate both renewable energy and battery storage on the dc side of the inverter has been presented. A theoretical framework of a novel extended unbalance multi-level vector modulation technique that can generate the correct ac voltage under unbalanced dc-voltage conditions has been proposed. The 3L-NPC, 5L-ANPC, 3L-FC and 5L-CHB converters were compared in terms of efficiency, common mode voltage and output redundancy at nominal output current over the entire voltage variation.

REFERENCES

- [1]. Hamid R. Teymour, Danny Sutanto, Kashem M. Muttaqi, and P. Ciufo, —Solar PV and Battery Storage Integration using a New Configuration of a Multi-Level NPC Inverter With Advanced Control Strategy IIEEE transactions on energy conversion, vol. 29, no. 2, June, 2014.
- [2]. O. M. Toledo, D. O. Filho, and A. S. A. C. Diniz,—Distributed photovoltaic generation and energy storage systems: A review, Renewable Sustainable Energy, Rev., vol. 14, no. 1, pp. 506–511, 2010.
- [3]. M. Bragard, N. Soltan, S. Thomas, and R. W. De Doncker, —The balance of renewable sources and user demands in five levels: Power electronics for modular battery energy storage systems, I IEEE Trans. Power Electron., vol. 25, no. 12, pp. 3049–3056, Dec. 2010.
- [4]. Muhammad H. Rashid, —Power electronics circuits, devices and applications I Pearson education, 3rd edition, 2004.
- [5]. Lewicki, Z. Krzeminski, and H. Abu-Rub, —Spacevector pulse width modulation for multi-level npc converter with the neutral point voltage control, I IEEE Trans. Ind. Electron., vol. 58, no. 11, pp. 5076–5086, Nov., 2011.