

Analysis of Operational Amplifier using 120 nm Technology

Jayanti Kumawat^{#1}, Poonam Pathak^{*2}

[#]Electronics & Communication, R.G.P.V Bhopal

L.K.C.T. Indore M.P. India

¹kumavat_4891@yahoo.co.in

²poonam484290@gmail.com

Abstract— In this paper A CMOS single output 2 stage operational amplifier is conferred that operates at 1.5 V power offer at 0.12micrometer (i.e., one hundred twenty nm) technology. It's designed to fulfil a group of provided specifications. The distinctive behaviour of the MOSFET in sub- threshold region not only permits a designer to figure at low input bias current however conjointly at low voltage. This op-amp has terribly low standby power consumption with a high driving capability and operates at low voltage in order that the circuit operates at low power. The op-amp provides a gain of 20.4dB and bandwidth 202 kHz also provide bandwidth of 2.15MHz for unity gain a load at five pF. This op-amp incorporates a PSRR (+) of 85.0 dB and a PSRR (-) of 60.0 dB. It's a CMRR (dc) of 64.4 dB, an output slew rate of 12.465 v/μs. The power consumption for the op-amp is 0.9mW. The op-amp is meant within the 120nm technology.

Keywords—CMOS, PMOSFET, NMOSFET, OPAMP, CMRR, SLEW RATE, GAIN, TANNER TOOL.

Introduction

The operational amplifier is undoubtedly one of the most useful devices in analog electronic circuitry. Op-amps are built with vastly different levels of complexity to be used to realize functions ranging from a simple dc bias generation to high speed amplifications or filtering. With only a handful of external components, it can perform a wide variety of analog signal processing tasks. Op-amps are among the most widely used electronic devices today, being used in a vast array of consumer, industrial, and scientific devices. Operational Amplifiers, more commonly known as Op-amps, are among the most widely used building blocks in Analog Electronic Circuits. Op-amps are used equally in both analog and digital circuits. [1,2]


Op-amps are linear devices which has nearly all the properties required for not only ideal DC amplification but is used extensively for signal conditioning, filtering and for performing mathematical operations such as addition, subtraction, integration, differentiation etc . Generally an Operational Amplifier is a 3-terminal device. It consists mainly of an **Inverting input** denoted by a negative sign, ("-") and the other a **Non-inverting input** denoted by a positive sign ("+") in the symbol for op-amp. Both these inputs are very high impedance. The output signal of an Operational Amplifier is the magnified difference between the two input signals or in other words the amplified differential input. Generally the input stage of an Operational Amplifier is often a differential amplifier.[3]

Our aim is to create the physical design and fabricate a low power Op-amp .An ideal op-amp having a single- ended out is characterized by a differential input, infinite voltage gain, infinite input resistance and zero output resistance. In a real op-amp however these characters cannot be generated but their performance has to be sufficiently good for the circuit behaviour to closely approximate the characters of an ideal op-amp in most applications. With the introduction of each new generation of CMOS technologies design of op-amps continues to pose further challenges as the supply voltages and transistor channel lengths scale down.[4-6,35]

An Op-amp have 4 main blocks

- a. Current Mirror
- b. Differential Amplifier
- c. Level shift, differential to single ended gain stage
- d. Output buffer

The general structure of op-amp is as shown in figure below:-



General Structure of op-amp

APPLICATIONS

Operational amplifiers are used in so many different ways that it is not possible to describe all of the applications. However we may look into the use of op-amps for some simple yet widely used applications to form an idea of its mode of employment for various applications:


Summing electronic equipment (Adder): The summing amplifier is a handy circuit enabling to add several signals

together. the negative terminal close to 0V (virtual ground) the op-amp essentially nails one leg of R1, R2 and R3 to a 0V potential. This makes it easy to write the currents in these resistors.

$$I_1 = V_1 / R_1; I_2 = V_2 / R_2; I_3 = V_3 / R_3 \dots\dots\dots(1)$$

According to Kirchoff's law, we get $I = I_1 + I_2 + I_3$ and


$$V_0 = - R_F (V_1 / R_1 + V_2 / R_2 + V_3 / R_3) \dots\dots\dots (2)$$



Op-amp summing circuit

Differential Amplifier: The distinction op-amp produces the algebraically distinction between 2 input voltages that is shown in Figure. Once $R_F=R_{in}$ and $R_A=R_B$ the output


of the electronic equipment may be given as $V_0 = (R_A/R_B)(V_A - V_B)$. Therefore the setup amplifies the distinction of 2 voltages by a relentless gain set by the used resistances.



Op-amp differential circuit

OPERATIONAL AMPLIFIER

The general operational amplifier symbol is as shown below:-



General operational amplifier

An ideal Operational Amplifier is a 3-terminal linear device. It consists of two input terminals with very high impedance. Basically the Operational Amplifier output signal is nothing but the difference of the two input signals being applied at the high impedance terminals magnified by a constant gain. [17-18]


Thus for an ideal op-amp the input signal is almost always a differential signal and hence a differential amplifier is generally used as the input stage of an Operational Amplifier. The op-amp block diagram shows a common op-amp symbol with two inputs marked by + and - and an output. The terminals VDD and VSS are the terminals for the supply voltages. In general the op-amp is used with dual power supplies. The VSS terminal is made negative to drag down the source potential of the NMOS transistors used in the design to a negative potential. This ensures that the op-amp can be used for wider range of differential inputs. For ideal operation of the op-amp circuit it all transistors are supposed to function in saturation. The negative power supply at VSS ensures even if one of the inputs is grounded the differential pair action as the input stage of the op-amp is in saturation. The output voltage, V_{out} of the amplifier is given by the difference between the two input signals applied to the differential amplifier multiplied by some constant gain determined by the specs of the designed system. For designing an ideal op-amp many considerations are made. One those considerations involve the use of perfectly matched transistors for the input differential pair as well as at the load of the differential pair. The use of current mirrors in the op-amp circuit also creates the need for generation of matched transistors.

Ideal Operational Amplifiers have in general one output (although there are op-amps with differential outputs as well as many applications have need for them) of low impedance which is mostly referenced to a common ground terminal. In an ideal case the output of the op-amp should ignore any common mode signals in the input, i.e., if signals of identical dimensions are applied to both the

inputs the output should be zero ideally. However, in practical amplifiers the output always varies slightly for the common mode input and this change of the output voltage with respect to variations in the common mode input voltage is measured for an op-amp by virtue of its Common Mode Rejection Ratio or CMRR.[26].

EQUIVALENT CIRCUIT OF AN OP-AMP

An equivalent op-amp circuit is shown in the circuit below. It consists of two inputs often referred to as the inverting and non-inverting inputs. The input resistance or rather impedance is referred in the diagram as Z_{in} and the output impedance is given by Z_{out} . This is the basic block diagram of a op-amp which generally has a single output.




Equivalent Circuit for ideal operational amplifier

IDEALIZED CHARACTERISTICS

- (a) Voltage Gain, (A) **Infinite**
- (b) Input impedance (Z_{in}) **Infinite**
- (c) Output impedance, (Z_{out}) **Zero**
- (d) Bandwidth, (BW) **Infinite**
- (e) Offset Voltage, (V_o) **Zero**


AN OPERATIONAL AMPLIFIER BANDWIDTH

The bandwidth of an operational amplifiers is defined as the frequency range over which the amplifier voltage gain is greater than 70.7% or -3dB (where we consider the maximum gain to be the reference or 0dB) of the maximum output value attained by the gain of the amplifier. Suppose if the maximum gain of an amplifier is




SLEW RATE


It is the maximum rate of change of output voltage. Here the slope of the curve calculated as 12.5 v/μs.



GAIN: It is defined as the ratio of the output to the input. Here the input voltage given as 1 volts sine wave. Hence the gain is calculated as 10.4v/v.



BANDWIDTH: It is the maximum allowable range of the frequencies. Here the bandwidth of this op-amp calculated as 2.16 MHz for unity gain and 202kHz at -3dB.



POWER DISSIPATION: The power dissipation of this op-amp is calculated as 0.9mW.

CONCLUSION

The proposed design has been able to satisfy most of the specifications provided for the op-amp. The proposed op-amp is a two stage single output op-amp. The input stage is

a differential amplifier and a common source stage forms the second stage of the op-amp. The layout of the design has been made and simulated. The post layout simulations



abide by the given specification. The entire design has been done in 120 nm technology.

REFERENCES

- [1] W. T. Holman, J. A. Connelly, J. O. Perez, "A Low Noise Operational Amplifier in a 1.2 μ M Digital Technology", IEEE Journal 2007
- [2] Maryam Borhani, Farhad Razaghian, "Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation", IEEE Journal 2009.
- [3] Ming-Dou Ker; Jung-Sheng Chen, "Impact of MOSFET Gate-Oxide Reliability on CMOS Operational Amplifier in a 130-nm Low-Voltage Process", IEEE Journal 2008.
- [4] Loikkanen. M, Kostamovaara. J, "High current CMOS operational amplifier", IEEE Conference 2005.
- [5] Makris C.A, Toumazou. C, "Two pole, high speed operational amplifier modelling, methods and techniques", IEEE Conference 1989.
- [6] Schlogl, F.; Dietrich, H.; Zimmermann, H. "120nm CMOS operational amplifier with high gain down to $\pm 0.3V$ supply", IEEE Conference 2003, Pages: 121 – 124.
- [7] Kaulberg, T. "A CMOS current-mode operational amplifier", IEEE Journal 1993, Pages: 849 – 852.
- [8] Schlogl, F.; Zimmermann, H. "Low-voltage operational amplifier in 0.12 μ m digital CMOS technology" IET Journal 2004, Pages: 395 – 398.
- [9] Schlogl, F.; Dietrich, H.; Zimmermann, H. "High-gain high-speed operational amplifier in digital 120nm CMOS", IEEE Conference 2004, Pages: 316 – 319.
- [10] Sarbishaei, H.; Kahookar Toosi, T.; Zhian Tabasy, E.; Lotfi, R. "A high-gain high-speed low-power class AB operational amplifier", IEEE Conference 2005, Pages: 271- 274 Vol. 1
- [11] hiyuan Li; Jianguo Ma; Mingyan Yu; Yizheng Ye "Low noise operational amplifier design with current driving bulk in 0.25 μ m CMOS technology", IEEE Conference 2005 , Pages: 630 - 634
- [12] Vincence, V.C.; Galup-Montoro, C.; Schneider, M.C., "Low-voltage class AB operational amplifier", IEEE Conference 2001, Page(s): 207 – 211.
- [13] Rajput, S.S.; Jamuar, S.S., "Low voltage, low power, high performance current mirror for portable analogue and mixed mode applications", IET Journal 2001, Page(s): 273 – 278.