

Fuzzy based Grid voltage Synchronization for Distributed Generated System

G.Chandra

Assitant Professor

Department of Electrical & Electronics Engineering,
 Anurag college of engineering, Avushapur(v) Ghatkesar(M);
 Rangareddy (Dt); Telangana, India.
 Email: gujjarichandra@gmail.com

Bangaroju Somayyachary

M-tech Student Scholar

Department of Electrical & Electronics Engineering,
 Anurag college of engineering, Avushapur(v) Ghatkesar(m);
 Rangareddy (Dt); Telangana, India.
 Email: somanchary701@gmail.com

Abstract: In this project behavior of advanced grid synchronization systems and structures are presented. The transmission system operators (TSOs) are especially concerned about the low-voltage-ride-through requirements. Solutions based on the installation of STATCOMs and dynamic voltage regulators (DVRs), as well as on advanced control functionalities for the existing power converters of distributed generation plants, have contributed to enhance their response under faulty and distorted scenarios and, hence, to fulfill these requirements. In order to achieve satisfactory results with such systems, it is necessary to count on accurate and fast grid voltage synchronization algorithms, which are able to work under unbalanced and distorted conditions. This project analyzes the synchronization capability of three advanced synchronization systems: the decoupled double synchronous reference frame phase-locked loop (PLL), the dual second order generalized integrator PLL, and the three-phase enhanced PLL, designed to work under such conditions. Although other systems based on frequency-locked loops have also been developed, PLLs have been chosen due to their link with dq0 controllers. The proposed concept is implemented to Fuzzy logic controller by using mat lab/simulink software.

Index Terms—Distributed Generated (DG) System, Grid Synchronization, Micro grid, series compensation controller.

I INTRODUCTION

A micro grid is a part of distribution network that includes multiple loads and distributed energy resource converters that are operated in parallel with the boarder utility grid [1]. It helps in integration of distributed energy resource converters to micro grid. Micro grid is a part of distributed generation system. It is a localized grouping of electricity generation, energy storage and loads that normally operates connected to a traditional centralized utility grid. The component of micro grid involves distributed generation resources such as photovoltaic panels, small wind turbines, fuel cells, etc.

The storage devices are batteries, super capacitors, flywheel etc along with local loads. Better efficiency, superior quality with high reliability of power supply having environmental as well as economical benefits can be achieved by using microgrid [2]. A droop control is a control technique applied to distributed generation system for primary frequency control and as well as voltage control for load sharing between local loads to utility Grid. By controlling the frequency, as well as voltage, corresponding active

power (P) and reactive power (Q) can be controlled in distributed generation. Increase in active power output results in reduction of frequency and the corresponding increase in the reactive power results in decrease of voltage as explained in [3].

The concept of Phase Locked Loop (PLL) is used for the implementation of grid synchronization method. PLL is used for the estimation of grid voltage, phase angle and frequency. A PLL is a control system in which output signal is generated by relating its phase to the phase of an input signal. A PLL can track an input frequency or it can generate a frequency that is a multiple of the input frequency as explained in [4]-[7].

This paper a series compensation controller based synchronization method is proposed for achieving the grid synchronization in terms of frequency, phase angle, amplitude of output voltages, active power and reactive power in between converter output and Distributed Energy Resource Converters (DERCs). The series compensation controller is replaced by proportional integral (PI) controller for obtaining fast dynamic response, low steady error and for stable operation [8].




Fig. 1. Block Diagram of PLL Controller

The primary controller senses the difference voltage from the utility grid voltage and point of common coupling voltage. A phase locked loop block is used in the primary controller to generate the input frequency signals from the primary controller. A phase locked loop is a control loop which generates an output signal by comparing its phase to the phase of an input signal. By maintaining the input and output frequencies lock step also implies keeping the input and output frequencies the same. It can also sense frequency, in addition of synchronizing the signals [9-10].

The concept on series compensation set theory was introduced by L. A. Zadeh in 1965. Series compensation is rule based and it is application of human knowledge on system behavior as explained in. Fig.2 represents the schematic diagram of series compensation based system.




Fig 2: Schematic of Series compensation based system
Series compensation controller operation mainly involves the execution of four major operations:

- Fuzzification
- Rule based Inference system
- Composition and Defuzzification

Fuzzification involves the conversion of crisp values or classical set values to Series compensation rule base values. It involves the choice of Variables, series compensation Input and output variables and the evaluation of membership functions. It involves series compensation subset rules, composition and defuzzification. For assigning each series compensation subset rule based value to the output variable a Rule based series compensation inference system is necessary. Composition helps in forming a Single series compensation subset rule based Value assigned to an output variable from a multiple rule based series compensation subset values. Defuzzification helps in the conversion of composition of series compensation rule based value to a single crisp value [11-12].

Defuzzification helps in the conversion of composition of series compensation rule based value to a single crisp value. A PI controller is replaced with a series compensation controller is as shown in fig.3.




Fig 3: Block diagram of series compensation controller
The main objective of designing the Series compensation logic rules is to synchronize the grid parameters such as grid frequency, phase angle, amplitude of output voltages, active power and reactive power with the output of the distributed energy resource

converters. The error and change of error are the inputs of the series compensation controller.

II GRID SYNCHRONIZATION ECIFICATIONS BASED ON GCR

Even though several works are published within the field of grid synchronization, almost all of them are centered on analyzing the individual dynamic performance of each proposal, without first determining a time response window within the dynamic behavior of the system under test, which would be considered to be satisfactory. In this paper, in order to evaluate the response of the grid synchronization topologies under test, a common performance requirement for all the structures has been established in this section, considering the needs that can be derived from the LVRT requirements. Despite the fact that the detection of the fault can be carried out with simpler algorithms, as shown in and, the importance of advanced grid synchronization systems lies in the necessity of having accurate information about the magnitude and phase of the grid voltage during the fault, in order to inject the reactive power required by the TSO. In the German standard [2], it is stated that voltage control must take place within 20 ms after the fault recognition, by providing a reactive current on the low voltage side of the generator transformer to at least 2% of the rated current for each percent of the voltage dip, as shown in Fig.4. 100% reactive power delivery must be possible, if necessary.




Fig.4. E-on voltage support requirement in the event of grid fault.




Fig.5. REE voltage support requirement in the event of grid fault.

A similar condition is given in the Spanish grid code, where the wind power plants are required to stop drawing inductive reactive power within 100 ms of a voltage drop and be able to inject full reactive power after 150 ms, as shown in Fig.5.

Considering these demands, this paper will consider that the estimation of the voltage conditions will be carried out within 20–25 ms, as this target permits it to fulfill the most restrictive requirements, in terms of dynamical response, available in the grid codes. This condition will be extended to frequency estimation; although this parameter is more related to secondary control algorithms than LVRT, the same time window between 20 and 25 ms will be considered in this work for the detection of the disturbance.

III DESCRIPTION OF THE THREE SYNCHRONIZATION SYSTEMS

Many of the positive-sequence detection algorithms are based on SRF PLLs. Despite having a good response under unbalanced conditions, their performance becomes insufficient in unbalanced faulty grids (95% of cases), and their good operation is highly conditioned to the frequency stability, which is incompatible with the idea of a robust synchronization system.

Many authors have discussed different advanced models, which are able to overcome the problems of the classical PLL, using frequency and amplitude adaptive structures which are able to deal with unbalanced, faulty, and harmonic-polluted grids. In the framework of these topologies, three PLL structures will be discussed and evaluated in this paper.

A) DDSRF PLL

The DDSRF PLL published in [1] and was developed for improving the conventional SRF PLL. This synchronization system exploits two synchronous reference frames rotating at the fundamental utility frequency, one counterclockwise and another one clockwise, in order to achieve an accurate detection of the positive- and negative-sequence components of the grid voltage vector when it is affected by unbalanced grid faults. The diagram of the DDSRF PLL is shown in Fig.6.

When the three-phase grid voltage is unbalanced, the fundamental positive-sequence voltage vector appears as a dc voltage on the dq+1 axes of the positive-sequence SRF and as ac voltages at twice the fundamental utility frequency on the dq-1 axes of the negative-sequence SRF. In contrast, the negative-sequence voltage vector will cause a dc component on the negative-sequence SRF and an ac oscillation on the positive-sequence SRF. Since the amplitude of the oscillation on the positive-sequence SRF matches the dc level on the negative-sequence SRF and vice versa, a decoupling network is applied to signals on the dq positive/negative SRF axes in order to cancel out such ac oscillations. Low-pass filters (LPFs) in Fig.6 are responsible for extracting the dc component from the signal on the decoupled SRF axes. These dc components collect information about the amplitude and phase angle of the positive- and negative-sequence components of the grid voltage vector.

Finally, the PI controller of the DDSRF PLL works on the decoupled q-axis signal of the positive-sequence SRF (v_{q+1}) and performs the same function as in an SRF PLL, aligning the positive-sequence voltage with the d-axis. This signal is free of ac components due to the effect of the decoupling networks; the bandwidth of the loop controller can be consequently increased.

B) DSOGI PLL

The operating principle of the DSOGI PLL for estimating the positive- and negative-sequence components of the grid voltage vectors is based on using the instantaneous symmetrical component (ISC) method on the $\alpha\beta$ stationary reference frame, as explained. The diagram of the DSOGI PLL is shown in Fig.7. As it can be noticed, the ISC method is implemented by the positive-sequence calculation block.




Fig.6. DDSRF-PLL block diagram.




Fig. 7. DSOGI-PLL block diagram.

To apply the ISC method, it is necessary to have a set of signals, $v_\alpha-v_\beta$, representing the input voltage vector on the $\alpha\beta$ stationary reference frame together with another set of signals, $qv_\alpha-qv_\beta$, which are in quadrature and lagged with respect to $v_\alpha-v_\beta$. In the DSOGI PLL, the signals to be supplied to the ISC method are obtained by using a dual second order generalized integrator (DSOGI), which is an adaptive bandpass filter based on the generalized integrator concept. At its output, the DSOGI provides four signals, namely, v_α and v_β , which are filtered versions of v_α and v_β , respectively, and qv_α and qv_β , which are the in-quadrature versions of v_α and v_β .

A conventional SRF PLL is applied on the estimated positive-sequence voltage vector, $v_{\alpha\beta}^+$, to make this synchronization system frequency adaptive. In particular, the $v_{\alpha\beta}^+$ voltage vector is translated to the rotating SRF, and the signal on the q -axis, v^+_{dq} , is applied at the input of the loop controller. As a consequence, the fundamental grid frequency (ω) and the phase angle of the positive-sequence voltage vector (θ^+) are estimated by this loop. The estimated frequency for the fundamental grid component is fed back to adapt the center frequency ω of the DSOGI.

C) 3phEPLL

The enhanced phase-locked loop (EPLL) is a synchronization system that has proven to provide good results in single phase synchronization systems. An EPLL is essentially an adaptive bandpass filter, which is able to adjust the cut off frequency as a function of the input signal. Its structure was later adapted for the three-phase case, in order to detect the positive-sequence vector of three-phase signals, obtaining the 3phEPLL that is represented in Fig. 8.

In this case, each phase voltage is processed independently by an EPLL. This block filters the input signal and generates two sinusoidal outputs of the same amplitude and frequency, v_n and jv_n , the second one being 90° with respect to v_n . The resulting signals constitute the input for the computational unit. Owing to these in-quadrature signals, the instantaneous positive-sequence voltage component, v_{abc}^+ , can be estimated by means of using the ISC method.

IV DISCRETE IMPLEMENTATION

The performance of the different structures under test is really dependent on their final digital implementation,

particularly on the discretization approach made to their continuous equations.




Fig. 8. 3phEPLL block diagram.




Fig. 9. Phase and magnitude estimation loop of the DDSRF PLL.

This implementation is critical and should be studied in detail as a straightforward implementation can give rise to additional delays in the loop that hinder the good performance of the PLL. Some methods, such as the forward Euler, the backward Euler, and the Tustin (trapezoidal) numerical integration, offer good performance when used for discretizing other synchronization systems. However, Euler methods can be inadequate under certain conditions, due to the need of introducing additional sample delays. Therefore, according to the specific needs of the presented topologies, this section will describe the discrete representation of each PLL individually. In order to facilitate the comprehension of the process, the different building blocks that appear at Figs. 6–8 will be referenced.

A) DDSRF-PLL Discretization

The discrete model of this PLL can be easily obtained since the continuous representation of several parts does not change in the discrete domain. This is the case for the transformation blocks $T_{\alpha\beta}$, T_{dq+1} , and T_{dq-1} , whose description can be found, in general, scope literature.

1) Positive and Negative-Sequence Decoupling Networks:

The decoupling network constitutes one of the most important contributions of this synchronization method. The discrete equations of these blocks are shown in (1), being almost the

same as in the continuous domain. It is just necessary to consider one sample delay of θ , v_{d-1} , v_{q-1} , v_{d+1} , and v_{q+1} in order to avoid algebraic loops.

2) Phase and Magnitude Estimator Discretization:

In the DDSRF PLL, the decoupling network appears embedded in the classical SRF-PLL loop (see Fig. 9). However, this does not affect the discretization of the phase and magnitude estimator since v_{d+1} and v_{q+1} act as the input of this block

$$\begin{aligned} & \begin{bmatrix} v_{d+1}^*[n+1] \\ v_{q+1}^*[n+1] \end{bmatrix} \\ &= \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix} \cdot \begin{bmatrix} v_{d+1}[n+1] \\ v_{q+1}[n+1] \end{bmatrix} \\ &+ \begin{bmatrix} -\cos(2\theta'[n]) & -\sin(2\theta'[n]) \\ \sin(2\theta'[n]) & -\cos(2\theta'[n]) \end{bmatrix} \cdot \begin{bmatrix} \bar{v}_{d-1}[n] \\ \bar{v}_{q-1}[n] \end{bmatrix} \\ &\times \begin{bmatrix} v_{d-1}^*[n+1] \\ v_{q-1}^*[n+1] \end{bmatrix} = \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix} \cdot \begin{bmatrix} v_{d-1}[n+1] \\ v_{q-1}[n+1] \end{bmatrix} \\ &+ \begin{bmatrix} -\cos(-2\theta'[n]) & -\sin(-2\theta'[n]) \\ \sin(-2\theta'[n]) & -\cos(-2\theta'[n]) \end{bmatrix} \cdot \begin{bmatrix} \bar{v}_{d+1}[n] \\ \bar{v}_{q+1}[n] \end{bmatrix} \end{aligned} \quad (1)$$

The discrete controller and the integrator can be built using a backward numerical approximation. The frequency and phase can then be represented in the z-domain (2), considering v_{q+1} as the error to be minimized. In this equation, a feedforward of the nominal frequency is given by means of ω_{ff} .

$$\begin{aligned} W'(z) &= \frac{(k_p + k_i \cdot T_s)z - k_p}{z - 1} \cdot V_{q+1}^*(z) + \omega_{ff} \\ \theta^{+'} &= \frac{T_s \cdot z}{z - 1} \cdot W'(z). \end{aligned} \quad (2)$$

Finally, sample-based representation gives rise to the expressions to be implemented

$$\begin{aligned} \omega'[n+1] &= \omega'[n] - k_p \cdot v_{q+1}^*[n] + (k_p + k_i \cdot T_s) \cdot v_{q+1}^*[n+1] \\ \theta^{+'}[n+1] &= \theta^{+'}[n] + T_s \cdot \omega'[n+1] \end{aligned} \quad (3)$$

In these equations, a frequency feedforward has been introduced as an initial condition to ω' .


3) LPF Block Discretization:

The amplitudes of the dq positive- and negative-sequence components are the outputs of the decoupling networks. However, four infinite impulse responses (IIR) LPFs extract the ripple from each sequence estimation in order to reinforce the performance of the PLL in case of harmonic pollution. A first-order filter with a cutoff frequency ω_f , equal to half of the grid frequency, was originally proposed in; hence, the same transfer function has been implemented in this paper for evaluation purposes in

$$\begin{aligned} y[n] &= \frac{1}{T_s \cdot \omega_f + 1} \cdot x[n] + \frac{T_s \cdot \omega_f}{T_s \cdot \omega_f + 1} \cdot u[n] \\ x[n+1] &= y[n]. \end{aligned} \quad (4)$$

B) DSOGI-PLL Discretization

1) DSOGI-QSG Block Discretization: As was previously mentioned, the DSOGI-based quadrature signal generator (QSG) of Fig.10 consists of two independent and decoupled second-order generalized integrators (SOGI). Therefore, each SOGI-based quadrature signal generator can be discretized individually, thus facilitating its mathematical description. In Fig.10, the block diagram of the implemented SOGI is shown.



SOGI - QSG

Fig.10. Quadrature signal generator based on a second order generalized integrator (SOGI QSG).

This quadrature signal generator (QSG) is a linear system itself; therefore, a discrete representation can be systematically obtained if the continuous state space is previously deduced. The equations of the SOGI state space appear detailed in (5), where v constitutes the input while v and qv are the two in quadrature output signals

$$\begin{aligned} \dot{x}_n &= A \cdot x_n + B \cdot v \\ y_n &= C \cdot x_n \end{aligned} \quad ; \quad x_n = \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} \quad y_n = \begin{bmatrix} v' \\ qv' \end{bmatrix} \\ A &= \begin{bmatrix} 0 & 1 \\ -\omega'^2 & -k \cdot \omega' \end{bmatrix} \quad B = \begin{bmatrix} 0 \\ k \cdot \omega' \end{bmatrix} \quad C = \begin{bmatrix} 0 & 1 \\ \omega' & 0 \end{bmatrix} \end{aligned} \quad (5)$$

$$\begin{aligned} A' &= \gamma \begin{bmatrix} 4+2T_s \cdot k \cdot \omega'[n] - T_s^2 \cdot \omega'[n]^2 & 4T_s \\ -4T_s \cdot \omega'[n]^2 & 4-2T_s \cdot k \cdot \omega'[n] - T_s^2 \cdot \omega'[n]^2 \end{bmatrix}, B' = \gamma \begin{bmatrix} 2T_s \cdot k \cdot \omega'[n] \\ 4k \cdot \omega'[n] \end{bmatrix} \\ C' &= \gamma \begin{bmatrix} -2T_s^2 \cdot \omega'[n]^2 & 4T_s \\ 2T_s \cdot \omega'[n] \cdot (2+T_s \cdot k \cdot \omega'[n]) & 2T_s^2 \cdot \omega'[n] \end{bmatrix}, D' = \gamma \begin{bmatrix} 2T_s \cdot k \cdot \omega'[n] \\ k \cdot T_s^2 \cdot \omega'[n]^2 \end{bmatrix} \\ \gamma &= \frac{1}{4+2 \cdot T_s \cdot k \cdot \omega'[n] + T_s^2 \cdot \omega'[n]^2} \end{aligned} \quad (6)$$

The discretization of this system has been performed using trapezoidal integrators, as they offer a better detection of the phase, which is important when dealing with sinusoidal signal. The symbolic values of each matrix of (7) are detailed in (6), shown at the bottom of the page. In these matrices, T_s is the sampling time of the discrete system, $\omega'[n]$ is the

estimated frequency magnitude, which comes from the estimation made at the SRF-PLL block at each computation step, and k is the SOGI gain

$$\begin{aligned} x[n+1] &= A' \cdot x[n] + B' \cdot v[n] \\ y[n] &= C' \cdot x[n] + D' \cdot v[n]. \end{aligned} \quad (7)$$

The discrete state space of (6) is obtained from the continuous representation by means of the mathematical procedure

$$\begin{aligned} A' &= \left(I + \frac{A \cdot T_s}{2} \right) \left(I - \frac{A \cdot T_s}{2} \right)^{-1} \\ B' &= \left(I - \frac{A \cdot T_s}{2} \right)^{-1} \cdot B \\ C' &= T_s \cdot C \cdot \left(I - \frac{A \cdot T_s}{2} \right)^{-1} \\ D' &= C \cdot \left(I - \frac{A \cdot T_s}{2} \right)^{-1} \cdot \frac{B \cdot T_s}{2} \end{aligned} \quad (8)$$




Fig.11. State variables of the SRF-PLL block.

Where T_s is the sampling time. The resulting discrete system is the best option as it reduces the need of using additional delays for breaking algebraic loops that appear using other methods which do not consider the SOGI QSG as a whole.

2) SRF PLL Discretization: The frequency and phase detection is obtained by means of the SRF PLL shown in Fig.11. The discretization of the controller and the integrator is performed using the backward numerical approximation. The frequency and phase can then be represented in the z -domain, as shown in (9), where $v+q$ constitutes the error to be minimized

$$\begin{aligned} W'(z) &= \frac{(k_p + k_i \cdot T_s)z - k_p}{z - 1} \cdot V_{q+1}^*(z) + \omega_{ff} \\ \theta^{+'} &= \frac{T_s \cdot z}{z - 1} \cdot W'(z). \end{aligned} \quad (9)$$

It can be noticed that the previous equations in (9) are equal to (2), as, in both cases, an SRF PLL is implemented. Likewise, the sample-based representation of (9) can be written as shown in

$$\begin{aligned} \omega'[n+1] &= \omega'[n] - k_p \cdot v_{q+1}^*[n] + (k_p + k_i \cdot T_s) \cdot v_{q+1}^*[n+1] \\ \theta^{+'}[n+1] &= \theta^{+'}[n] + T_s \cdot \omega'[n+1] \end{aligned} \quad (10)$$

This three-phase grid synchronization system exploits the EPLL as a quadrature signal generator. An independent EPLL is used for processing each one of the three-phase voltages. The same EPLL structure is applied again to detect the magnitude and phase of the positive-sequence voltage component.

1) QSG Block—EPLL Discretization: The block diagram of the EPLL implemented in this paper is presented in Fig.12.




Fig.12. Quadrature signal generator based on an EPLL structure

According to this diagram, the state space representation of the EPLL in the continuous domain can be written as shown in

$$\begin{aligned} \dot{A}'(t) &= k \cdot e(t) \cdot \cos \theta'(t) \\ \dot{\omega}'(t) &= -k_i \cdot e(t) \cdot \sin \theta'(t) \\ \dot{\theta}'(t) &= \omega'(t) + \frac{k_p}{k_i} \cdot \dot{\omega}'(t). \end{aligned} \quad (11)$$

The discrete state space variable representation using a forward Euler approximation to rehash the factory results; therefore, the same method has been implemented here

$$\begin{aligned} e[n+1] &= u[n+1] - v'[n] \\ A'[n+1] &= A'[n] + T_s \cdot k \cdot e[n] \cdot \cos(\theta'[n]) \\ \omega'[n+1] &= \omega'[n] - T_s \cdot k_i \cdot e[n] \cdot \sin(\theta'[n]) \\ \theta'[n+1] &= \theta'[n] + T_s \cdot \omega'[n] - T_s \cdot k_p \cdot e[n] \cdot \sin(\theta'[n]) \end{aligned} \quad (12)$$

Finally, after the state variables are calculated, the EPLL output can be obtained by (13), generating the two quadraturesignals

$$\begin{aligned} v'[n+1] &= A'[n+1] \cdot \cos(\theta'[n+1]) \\ qv'[n+1] &= -A'[n+1] \cdot \sin(\theta'[n+1]). \end{aligned} \quad (13)$$

This type of discretization method needs a more accuratetuning, due to the fact that the stable regions of the s-planeand z-plane are different. However, its major simplicity,compared to the Tustin or backward integration, benefits fromthe computational speed of this block.

2) Computational Block Unit: The description for this blockis the same in both discrete and continuous domains. Nevertheless, specific equations are used in this paper, as shown in (14).

3) Phase and Magnitude Detection Block: This element isbased on another EPLL, which is responsible for estimating the phase and the magnitude of the Positive-sequence fundamentalcomponent.Itsdiscretization is equal to that shown in (12).

$$\begin{aligned} v_a^+[n] &= \frac{1}{3}v'_a[n] - \frac{1}{6}(v'_b[n] + v'_c[n]) + \frac{1}{2\sqrt{3}}(jv'_b[n] - jv'_c[n]) \\ v_c^+[n] &= \frac{1}{3}v'_c[n] - \frac{1}{6}(v'_a[n] - v'_b[n]) + \frac{1}{2\sqrt{3}}(jv'_a[n] - jv'_b[n]) \\ v_b^+[n] &= -(v_a^+[n] + v_c^+[n]) \end{aligned} \quad (14)$$

V SERIES COMPENSATION WITH FUZZY LOGIC CONTROLLER


Series Compensation Method A dynamic voltage restorer (DVR) was introduced for mitigating a voltage sag. The DVR is based on an Voltage source converter (VSC) system that has energy storage for supplying active power, an output filter to make output voltage wave sinusoidal, and a step up transformer connected in series with line.

A DVR is configured as a series-connected voltage controller. To control the output voltage of the DVR, the inverter supplies the missing load voltage using self-commutable electronic switches such as a gate turn-off thyristor (GTO), or an insulated gate bipolar transistor (IGBT), or an insulated gate commutated thyristor (IGCT). A DVR injects the missing voltage in series; it can be called a series voltage controller, but the term DVR is commonly used now. The advantages of the DVR are fast response, ability to compensate for voltage sag and a voltage phase shift using an inverter system. Three schemes can be used to generate the missing voltage in series with the source voltage for compensating the voltage sag such as,

- In-phase voltage injection
- Phase-invariant voltage injection
- Phase advanced voltage injection


- In the in-phase voltage injection scheme, The injecting voltage has the same phase angle of the source voltage. Therefore, the magnitude of the injected voltage is the smallest among three compensation schemes. However, this scheme requires the largest active power. In case of the phase invariant voltage injection scheme, the DVR injects the missing voltage that keeps the magnitude of the voltage as well as the phase of the supply voltage. This scheme needs a large injected voltage and may cause over injection of reactive power. Since the size of energy storage is closely related to the requirement of active power, various compensation methods to reduce the requirement of active energy have been proposed. If the injected voltage is in quadrature with the load current, the DVR does not inject active power. This scheme is highly dependent on the load power factor and may generate a sudden jump of the voltage phase angle. To avoid sudden phase angle jump, the phase of the injected voltage should be gradually changed at the beginning of the compensation as well as at the restoration in order not to disturb the operation of sensitive loads. The high-speed PWM switching and output filter makes it possible to achieve a fast response with less harmonic distortion. However, DVR are expensive because of the converter systems, the inserting transformer, and energy storages to supply active and reactive power for the missing voltage.

A new language was developed to describe the fuzzy properties of reality, which are very difficult and sometime even impossible to be described using conventional methods. Fuzzy set theory has been widely used in the control area with some application to dc-to-dc converter system. A simple fuzzy logic control is built up by a group of rules based on the human knowledge of system behavior. Matlab/Simulink simulation model is built to study the dynamic behavior of dc-to-dc converter and performance of proposed controllers. Furthermore, design of fuzzy logic controller can provide desirable both small signal and large signal dynamic performance at same time, which is not possible with linear control technique. Thus, fuzzy logic controller has been potential ability to improve the robustness of dc-to-dc converters. The basic scheme of a fuzzy logic controller is shown in Fig 5 and consists of four principal components such as: a fuzzy fication interface, which converts input data into suitable linguistic values; a knowledge base, which consists of a data base with the necessary linguistic definitions and the control rule set; a decision-making logic which, simulating a human decision process, infer the fuzzy control action from the knowledge of the control rules and linguistic variable definitions; a defuzzification interface which yields non fuzzy control action from an inferred fuzzy control action [10].



General structure of the fuzzy logic controller on closed-loop system


The fuzzy control systems are based on expert knowledge that converts the human linguistic concepts into an automatic control strategy without any complicated mathematical model [10]. Simulation is performed in buck converter to verify the proposed fuzzy logic controllers.





Block diagram of the Fuzzy Logic Controller (FLC) for dc-dc converters

A. Fuzzy Logic Membership Functions:

The dc-dc converter is a nonlinear function of the duty cycle because of the small signal model and its control method was applied to the control of boost converters. Fuzzy controllers do not require an exact mathematical model. Instead, they are designed based on general knowledge of the plant. Fuzzy controllers are designed to adapt to varying operating points. Fuzzy Logic Controller is designed to control the output of boost dc converter using Mamdani style fuzzy inference system. Two input variables, error (e) and change of error (de) are used in this fuzzy logic system. The single output variable (u) is duty cycle of PWM output.



The Membership Function plots of error



The Membership Function plots of duty ratio

B. Fuzzy Logic Rules:

The objective of this dissertation is to control the output voltage of the boost converter. The error and change of error of the output voltage will be the inputs of fuzzy logic controller. These 2 inputs are divided into five groups; NB: Negative Big, NS: Negative Small, ZO: Zero Area, PS: Positive small and PB: Positive Big and its parameter [10]. These fuzzy control rules for error and change of error can be referred in the table that is shown in Table II as per below:

Table II

Table rules for error and change of error

(de) \ (e)	NB	NS	ZO	PS	PB
NB	NB	NB	NB	NS	ZO
NS	NB	NB	NS	ZO	PS
ZO	NB	NS	ZO	PS	PB
PS	NS	ZO	PS	PB	PB
PB	ZO	PS	PB	PB	PB

VI MATLAB/SIMULATION RESULTS




Fig 13 Matlab/simulation circuit of decoupled double synchronous reference frame PLL (DDSRF PLL)









Fig 14.simulation wave form DDSRF harmonic, frequency, LLLG and unbalance condition




Fig 15 Matlab/simulation circuit of dual second order generalized integrator PLL




Fig.16 simulation wave form DSOGPLL harmonic, frequency, LLLG and unbalance condition




Fig 17 Matlab/simulation circuit of three-phase enhanced PLL (3phEPLL)







Fig 18 simulation wave form of (3phEPLL)
 Harmonic, frequency, LLLG and unbalance condition




Fig 19 Matlab/simulation circuit of series compensation with fuzzy logic controller






Fig 20 simulation wave form of series compensation with fuzzy logic
 Harmonic, frequency, LLLG and unbalance condition

VI CONCLUSION

This paper developed a Series compensation fuzzy logic based Grid voltage Synchronization for Distributed Generated System. A series compensation based secondary controller is used for achieving the grid synchronization by integrating the distributed energy resource converters to micro grid. The simulation results with series compensation controller helps in obtaining the quick response, low steady state error and reduces the harmonics with low ripple content. The power factor is also improved near PCC and power quality has been increased by the influence of multiple types of DG sources in distribution generation system. Hence, the proposed series compensation system has better performance for achieving grid synchronization.

The DDSRF PLL and the DSOGI PLL allow estimating the ISCs of a three-phase system working in the $\alpha\beta$ reference frame, while the 3phEPLL uses the “abc” reference frame, thus working with three variables. As has been shown, this feature simplifies the structure of the DSOGI PLL and the DDSRF PLL, which allows reducing the computational burden, as compared to the 3phEPLL, without affecting its performance.

REFERENCES

- [1] A. Zervos and C. Kjaer, Pure Power: Wind Energy Scenarios for 2030. Brussels, Belgium: European Wind Energy Association (EWEA), Apr. 2008. [Online]. Available: <http://www.ewea.org/index.php?id=11>
- [2] e-on, “Grid code—High and extra high voltage,” Bayreuth, Germany. Apr. 2006. [Online]. Available: http://www.pvupscale.org/IMG/pdf/D4_2_DE_annex_A-3_EON_HV_grid_connection_requirements_ENENARHS2006de.pdf
- [3] M. Molinas, J. A. Suul, and T. Undeland, “Low voltage ride through of wind farms with cage generators: STATCOM versus SVC,” IEEE Trans. Power Electron., vol. 23, no. 3, pp. 1104–1117, May 2008. [4] K. Li, J. Liu, Z. Wang, and B. Wei, “Strategies and operating point optimization of STATCOM control for voltage unbalance mitigation in three-phase three-wire systems,” IEEE Trans. Power Del., vol. 22, no. 1, pp. 413–422, Jan. 2007.
- [5] J. A. Barrena, L. Marroyo, M. A. R. Vidal, and J. R. T. Apraiz, “Individual voltage balancing strategy for PWM cascaded H-bridge converter based STATCOM,” IEEE Trans. Ind. Electron., vol. 55, no. 1, pp. 21–29, Jan. 2008
- [6] R. Lasseter, —Microgrids], in Proc. IEEE Power Eng. soc. winter meeting, 2002, pp. 305–308.
- [7] Micro grid, a conceptual solution by R.H. Lasseter, Paolo Piagi University of Wisconsin-Madison, Wisconsin.
- [8] Modeling, control and fault management of micro grids by Mehdi Moradian, Faramarz.
- [9] Autonomous control of micro grids by Paolo Piagi member, IEEE, Robert H Lasseter, Fellow, IEEE.
- [10] Droop control based power sharing for a micro grid with manifold Distributed Generations by Km Shobana, N Chitra.
- [11] Phase locked loop control of Inverters in a micro grid by Matthevosupernant, Ian Hiskens and Giri Venkataraman.
- [12] Y.A.I. Mohamed and A.A. Radwan, —Hierarchical control system for robust micro grid operation and seamless mode transfer in active distribution systems], IEEE Trans. Smart Grid, vol. 2, no. 2, pp. 352–362, Jun. 2011.

Author’s profile:



Bangarajusomayyachary Received B.E in Electrical and Electronics Engineering From Vathsalya institute of science & tech in 2014, He is Currently Pursuing M.Tech (Electrical power

systems) From Anurag college of engineering , Avushapur(v), Ghatkesar(m) R.R DIST, Telangana.



Mr. G. Chandra, At present is a Associate Professor in the department of EEE in Anurag college of engineering rangareddy Telangana, India. He Received B.Tech degree in EEE from Vivekananda institute of engineering and technology in 2010. He received M.Tech degree in Power Electronics Rajamahendra college of engineering 2013, R.R. Dist,