

Implementation of optimized Parallel-LC-Resonance Type Fault Current Limiter

L.Sunitha¹, M.Sai Kumar²

¹M.Tech student, PEES, S.R. Engineering College, India

²Assistant Professor, EEE, S.R. Engineering College, India

Abstract: Fault current Limiter (FCL) supplies low rate solutions to substitute conventional defense devices. This protects other equipment on the process from getting damaged by way of immoderate fault currents. FCL raised to become excellent alternative to scale down rankings of circuit breakers and may limit the electromagnetic stress in related equipments. In this paper a brand new parallel resonance Fault current Limiter (FCL) has been modified in a way that may sustain the magnitude of fault present and manage it in a favored worth. The operation is based on making use of parallel L&C resonance circuit with a resistor that reduce transient time and a pair of thyristors for controlling the value of fault current. Additionally, the proposed FCL does not use a superconducting inductor which has high building cost. Analytical evaluation for this structure is presented in detail, and simulation outcome are acquired to validate the effectiveness of this structure. The simulation results are obtained utilizing MATLAB/SIMULINK.

Keywords- Parallel-Resonance Type Fault Current Limiter (FCL), Point Of Common Coupling (PCC), Power Quality (PQ), Semiconductor Switch.

I. INTRODUCTION

Power utilities spend millions on system up-gradation and to maintain new circuit breakers. Fault Current Limiter (FCL) is a low-cost solution which can protect the system as well as, is financially beneficial. Fault Current Limiter (FCL) is the technological answer to the problem of higher level of short circuit current where system amplification takes place and replacement of whole protection switch gear is not achievable. FCL is the topic of active research worldwide. There are different types of FCLs that are being actively designed, some have been marketed but are either very expensive or have not achieved

the technical suitability yet. For highly reliable power supply, fault current limiter (FCL) is becoming a vital part in the modern power system. The conventional technology used at present to clear the fault is based on circuit breaker (C.B) with over current relay [1]. The circuit breaker (C.B) which is rated for the full system short circuit current is located to ensure the adequate protection of the power system during permanent faults. The typical operational time delay of practical circuit breaker ranges from limited cycles to several seconds. During this time, only the system impedance can limit the fault current. Current limiting device is required to be introduced into the power system for limiting the fault current before opening the circuit breaker [2]. The implementation of FCLs in electric power systems is not restricted to suppress the amplitudes of the short circuits; they are also utilized to variety of performances such as the power system transient stability enrichment, power quality improvement, reliability improvement, increasing transfer capacity of system equipment, and inrush current limitation in transformers [3][6]. An ideal FCL should have the following characteristics [7]:

- Zero resistance impedance at normal operation;
- No power loss in normal operation and fault cases;
- Large impedance in fault condition;
- Quick appearance of impedance when fault occurs;
- Fast recovery after fault removed;
- Reliable current limitation at defined fault current;
- Good reliability;
- Low cost;

In [8] and [9] a new parallel resonance type FCL has been introduced. Due to its novel topology it can put up with magnitude of fault in a constant value by inserting high impedance in fault time. Fault current limiters have many different topologies comprising superconducting FCLs, resonance-type FCLs and solid-state FCLs. Superconducting FCLs bound the fault current by using a superconducting coil. In the normal system operating condition, this coil has little resistance. When a short-circuit fault occurs, the resistance of this coil will rise drastically. Thus the current will be limited [10]. Resonance type FCLs limit the current by the resonance between their capacitor and inductor during the fault.

II. RELATED WORK

In this paper, a new structure for a parallel-LC resonance type FCL is introduced. The proposed FCL uses a resistor in series with a capacitor, and therefore, it can simulate load impedance during fault. By this way, it can limit the fault current level near to pre-fault condition. From the power quality point of view, by equating fault current and before-fault line current, the voltage of the point of common coupling (PCC) will not experience considerable change during fault condition, and power quality will improve. In comparison with the previously introduced resonance-type FCLs, this FCL does not use a superconducting inductor in the resonant circuit, and as a result, it is simpler to manufacture and has lower cost. Analysis and design considerations for this FCL are presented, and matrix laboratory (MATLAB) software is used to solve the resulted formulas. The circuit operation in the normal and fault conditions is simulated by using Matlab/Simulink software.

III. RESONANT TYPE FCL

Proposed topology of fault current limiter is shown in fig.1. This circuit consists of a two resonant branch, two thyristors T1 and T2 and a resistance. During normal process of circuit, the thyristors are off and the resonant branches are short circuit (C1 and L1, C2 and L2). The relationship between (C1, C2) and (L1, L2) are shown in equations (1), (2) as follow:

$$jL_1\omega = \frac{1}{jC_1\omega} \Rightarrow \omega = \frac{1}{\sqrt{L_1C_1}} \dots\dots\dots(1)$$

$$jL_2\omega = \frac{1}{jC_2\omega} \Rightarrow \omega = \frac{1}{\sqrt{L_2C_2}} \dots\dots\dots(2)$$




Fig. 1. Circuit diagram of resonant type FCL.

Therefore, there is not any voltage drop on FCL. In this way, in normal system operation case, the FCL will not have almost any effect on load operation. After a short time of fault happening, when line current reaches to desired value for control circuit, the control circuit will trigger the thyristors T1 and T2 in positive and negative alternance respectively. Therefore, the resistance of FCL conducts fault current and limits it.




Fig.2. Circuit Diagram of resonant type FCL when fault occurs without using resistance.

So, in this case FCL has equivalent impedance that can limit the fault current. The magnitude of corresponding impedance and also the magnitude of fault current depend on the resistance magnitude and trigger phase angle of thyristors. Without using resistance when thyristors are activated, the equivalent impedance will be infinite. Fig.2 shows the FCL mode in fault time without using resistance. Equations (3), (4) show the FCL equivalent impedance.

$$jL_2\omega = \frac{1}{jC_1\omega} \Rightarrow \omega = \frac{1}{\sqrt{L_2C_1}} \Rightarrow Z_1 = \infty \dots\dots\dots(3)$$

$$jL_1\omega = \frac{1}{jC_2\omega} \Rightarrow \omega = \frac{1}{\sqrt{L_2C_2}} \Rightarrow Z_2 = \infty \dots\dots(4)$$

Fig.3. shows the single-phase circuit topology of the proposed FCL. It is essential to use a similar circuit for each phase in a three-phase distribution system. This structure is composed of two main parts which are as follows:

Bridge Part: This part consists of a rectifier bridge containing D1- D4 diodes, a small dc-limiting reactor (L_{dc}), a self-turnoff semiconductor switch (such as a gate turnoff thyristor and an insulated-gate bipolar transistor) and its snubber circuit, and a freewheeling diode (D_f).

Resonance Part: This part contains a parallel LC resonance circuit (L_{sh} and C_{sh}) (its resonant frequency is equal to power system frequency) and a resistor R_{sh} in series with the capacitor. The bridge part of the proposed FCL functions as a high-speed switch that changes the fault current path to the resonance part when the fault occurs. Observably, it is possible to substitute this part with an anti-parallel connection of two self-turnoff semiconductor switches. Using a diode rectifier bridge has two advantages compared to two anti-parallel switches as follows:

- This structure practices only one controllable semiconductor switch which operates in the dc side instead of two switches that operate in the ac side. The control circuit is simpler because of no need for ON/OFF switching in the normal operation case.

It is possible to use a small reactor in series with the semiconductor switch at the dc side. This reactor plays two as follows:

- It is snubber for a semiconductor switch.
- It is as a current limiter at first moments of fault occurrence. However, placing the dc reactor inside the bridge makes the voltage drop on it because of dc current ripple.

However, the current ripple is low, and consequently, the voltage drop caused by it is not significant in comparison with the feeder's voltage. Current ripple and voltage drop equations are studied entirely in

[15]. It is important to note that high-rating semiconductor switches are commercially available with current rating up to 24kA and voltage rating up to 4 kV. Also, it is possible to use more or less series and/or parallel self-turnoff switches considering high current and voltage levels. The semiconductor switch needs a suitable snubber circuit for its protection, which is not shown in Fig. 3 for simplicity.




Fig.3. Single-phase power circuit topology of the proposed parallel resonance-type FCL

Also, high-rating semiconductor switches, their protection procedure, and minimization of their power losses are discussed. From the power loss point of view, in the normal condition, the proposed FCL has the losses on the rectifier bridge diodes, the semiconductor switch, and the small resistance of the dc reactor. Each diode of the rectifier bridge is ON in half a cycle, while the semiconductor switch is always ON. Therefore, the power losses of this FCL in the normal operation can be calculated as

$$P_{loss} = P_R + P_D + P_{SW} = R_d I_{dc}^2 + 4V_{DF} I_{ave} + V_{SWF} I_{dc} \dots\dots(5)$$

- I_{dc} --- dc side current which is equal to the peak of the line current I_{peak}
- R_{dc} --- Resistance of the dc reactor;
- V_{DF} --- Forward voltage drop on each diode
- V_{SWF} --- Forward voltage drop on the semiconductor switch;
- I_{ave} --- average current of the diodes in each style that is equal to I_{peak}/π

Considering (1) and the small value of the dc reactor in this structure, the total power losses of the proposed structure develop a very small percentage of the feeder's transmitted power.




Fig. 4. Control circuit of the proposed FCL.

Fig.4. shows the control circuit of the proposed FCL. In the normal operation of the power system, the semiconductor switch is ON. Therefore, L_{dc} is charged to the peak of the line current and behaves as a short circuit. Using the semiconductor devices (the diodes and semiconductor switch) and the small dc reactor causes a minor voltage drop on the FCL. When a fault occurs, the dc current becomes greater than the maximum permissible current I_0 , and the control circuit detects it and turns the semiconductor switch off. Therefore, the bridge retreats from utility. At this moment, the freewheeling diode D_f turns ON and provides free path for discharging the dc reactor. When the bridge turns OFF, the fault current passes through the parallel resonance part of the FCL. Accordingly, large impedance enters to the circuit and prevents the fault current from growing. In the fault condition, the parallel LC circuit starts to resonate. In this case, because of resonance, the line current oscillates with large magnitude. These oscillations may lead to damaging system equipment or putting them in stress. Though, by placing a resistor (R_{sh}) in series with the capacitor, current transients damp quickly. In addition, by using R_{sh} , the voltage drop on R_{sh} causes that the voltage across the capacitor is decreased during fault.

When the fault disappeared, while the semiconductor switch is OFF, the parallel part of the FCL will be reconnected in series with load impedance. Hence, the line current will be reduced instantaneously. To

detect this instantaneous reduction of the line current, i_L is compared with I_f that can be calculated from

$$I_f = \frac{|\overline{V_{pcc}}|}{|Z_{eq}|} \dots\dots\dots(6)$$

Where Z_{eq} is the equivalent impedance of the resonance part. When the difference of i_L and I_f becomes greater than the fault removal sign, the control circuit turns the semiconductor switch ON. Therefore, the power system returns to the normal state. The value of k can be calculated from

$$k = \frac{|\overline{V_{pcc}}|}{|Z_{eq}|} - \frac{|\overline{V_{pcc}}|}{|Z_{eq} + Z_{L,min}|} \dots\dots\dots(7)$$

Where $Z_{L,min}$ is the minimum impedance of the load on the protected feeder. As pointed, some of previously proposed FCL structures have ac power losses at the resonant circuit in the normal condition, because of placing a large inductor in the line current path. However, the proposed structure in this paper has very low losses in the normal condition, because the inductor is bypassed by the bridge part. Also, by choosing proper values for the resonant circuit, the proposed FCL limits the fault current in a way that the power system is not affected by the fault. In such condition, there will not be any considerable voltage sag on the PCC voltage as shown in Fig.5.




Fig. 5. Single-Line Diagram of the Power System.

IV. CONCLUSION

In this paper, a new topology of parallel-LC resonance-type FCL that comprises a series resistor with the capacitor of the LC circuit has been

presented. The analytical analysis and design deliberations for this structure have been presented. Maintaining DG's current level to its pre-fault one during a short circuit condition, the parallel-resonance-type FCL can restore the re-closure to fuse coordination, which was lost because of the overview of DG's. Whereas the resonance type FCL can be designed so as to restore the coordination, but it will decrease DG's current during normal condition and thus its application might be undesirable.

REFERENCES

- [1] M. Jafari, S. B. Naderi, M. TarafdarHagh, M. Abapour, and S. H. Hosseini, "Voltage sag compensation of point of common coupling (PCC) using fault current limiter," *IEEE Trans. Power Del.*, vol. 26, no. 4, pp. 2638–2646, ct. 2011.
- [2] S. P. Valsan and K. S. Swarup, "High-speed fault classification in power lines: Theory and FPGA-based implementation," *IEEE Trans. Ind. Electron.*, vol. 56, no. 5, pp. 1793–1800, May 2009.
- [3] P. Rodriguez, A. V. Timbus, R. Teodorescu, M. Liserre, and F. Blaabjerg, "Flexible active power control of distributed power generation systems during grid faults," *IEEE Trans. Ind. Electron.*, vol. 54, no. 5, pp. 2583–2592, Oct. 2007.
- [4] M. F. Firuzabad, F. Aminifar, and I. Rahmati, "Reliability study of HV substations equipped with the fault current limiter," *IEEE Trans. Power Del.*, vol. 27, no. 2, pp. 610–617, Apr. 2012.
- [5] A. Y. Wu and Y. Yin, "Fault-current limiter applications in medium- and high-voltage power distribution systems," *IEEE Trans. Ind. Electron.*, vol. 34, no. 1, pp. 236–242, Jan./Feb. 1998.
- [6] M. TarafdarHagh and M. Abapour, "Nonsuperconducting fault current limiters," *Euro. Trans. Power Electron.*, vol. 19, no. 5, pp. 669–682, Jul. 2009.
- [7] M. TarafdarHagh, M. Jafari, and S. B. Naderi, "Transient stability improvement using nonsuperconducting fault current limiter," in *Proc. IEEE 1st Power Electron. Drive Syst. Technol. Conf.*, Feb. 2010, pp. 367–370.
- [8] S. H. Hosseini, M. TarafdarHagh, M. Jafari, S. B. Naderi, and S. Gassemzadeh, "Power quality improvement using a new structure of fault current limiter," in *Proc. IEEE ECTI_CON*, May 2010, pp. 641–645.
- [9] A. Gyore, S. Semperger, L. Farkas, and I. Vajda, "Improvement of functionality and reliability by inductive HTS fault current limiter units," *IEEE Trans. Appl. Supercond.*, vol. 15, no. 2, pp. 2086–2089, Jun. 2005.
- [10] Y.-H. Chen, C.-Y. Lin, J.-M. Chen, and P.-T. Cheng, "An inrush mitigation technique of load transformers for the series voltage sag compensator," *IEEE Trans. Power Electron.*, vol. 25, no. 8, pp. 2211–2221, Aug. 2010.
- [11] M. Tsuda, Y. Mitani, K. Tsuji, and K. Kakihana, "Application of resistor based superconducting fault current limiter to enhancement of power system transient stability," *IEEE Trans. Appl. Supercond.*, vol. 11, no. 1, pt. 2, pp. 2122–2125, Mar. 2001.
- [12] M. T. Hagh and M. Abapour, "Nonsuperconducting fault current limiters," *Eur. Trans. Elect. Power (ETEP)*, Published Online: Mar. 27, 2008.
- [13] S.-H. Lim, H.-S. Choi, D.-C. Chung, Y.-H. Jeong, Y.-H. Han, T.-H. Sung, and B.-S. Han, "Fault current limiting characteristics of resistive type SFCL using a transformer," *IEEE Trans. Appl. Supercond.*, vol. 15, no. 2, pp. 2055–2058, Jun. 2005.
- [14] B. C. Sung, D. K. Park, J. W. Park, and T. K. Ko, "Study on a series resistive SFCL to improve power system transient stability: Modeling, simulation and experimental verification," *IEEE Trans. Ind. Electron.*, vol. 56, no. 7, pp. 2412–2419, Jul. 2009.
- [15] M. Abapour and M. TarafdarHagh, "Nonsuperconducting fault current limiter with controlling the magnitudes of fault currents," *IEEE Trans. Power Electron.*, vol. 24, no. 3, pp. 613–619, Mar. 2009.

BIODATA



L.Sunitha pursuing M.Tech in PEES from Sr Engineering College, Warangal, Telangana, India.

M.Sai Kumar working as Assistant Professor, Department of EEE in Sr Engineering College, Warangal, Telangana, India.