

A Study of Modified Three-Phase Four-Wire UPQC Topology

Mamatha

M.Tech, Electrical Power Systems

Talla Padmavathi College Of Engineering, Kazipet, Warangal

B.Janshi Devi

Assistant Professor, EEE

Talla Padmavathi College Of Engineering, Kazipet, Warangal

Thoutu Hari Krishna

Assistant Professor, EEE

Talla Padmavathi College Of Engineering, Kazipet, Warangal

ABSTRACT: The unified power quality conditioner (UPQC) is a custom power device, which mitigates voltage and current-related PQ issues in the power distribution systems. In this paper, a UPQC topology for applications with non-stiff source is proposed. The proposed topology enables UPQC to have a reduced dc-link voltage without compromising its compensation capability. This proposed topology also helps to match the dc-link voltage requirement of the shunt and series active filters of the UPQC. The topology uses a capacitor in series with the interfacing inductor of the shunt active filter, and the system neutral is connected to the negative terminal of the dc-link voltage to avoid the requirement of the fourth leg in the voltage source inverter (VSI) of the shunt active filter. The average switching frequency of the switches in the VSI also reduces; consequently the switching losses in the inverters reduce. Detailed design aspects of the series capacitor and VSI parameters have been discussed in the paper.

KEYWORDS- Average switching frequency, dc-link voltage, hybrid topology, non-stiff source, unified power quality conditioner (UPQC).

I. INTRODUCTION

Power Quality (PQ) has become an important issue since many loads at various distribution ends like adjustable speed drives, process industries, printers, domestic utilities, computers, microprocessor based equipments etc. have become intolerant to voltage fluctuations, harmonic content and interruptions. Power Quality (PQ) mainly deals with issues like maintaining a fixed voltage at the Point of Common Coupling (PCC) for various distribution voltage levels irrespective of voltage fluctuations, maintaining near unity power factor power drawn

from the supply, blocking of voltage and current unbalance from passing upwards from various distribution levels, reduction of voltage and current harmonics in the system and suppression of excessive supply neutral current. Unified PQ conditioner (UPQC) is a versatile custom power device which consists of two inverters connected back-to-back and deals with both load current and supply voltage imperfections. UPQC can simultaneously act as shunt and series active power filters.

The series part of the UPQC is known as dynamic voltage restorer (DVR). It is used to maintain balanced, distortion free nominal voltage at the load. The shunt part of the UPQC is known as distribution static compensator (DSTATCOM), and it is used to compensate load reactive power, harmonics and balance the load currents thereby making the source current balanced and distortion free with unity power factor. Voltage rating of dc-link capacitor largely influences the compensation performance of a shunt active filter. In general, the dc-link voltage for the shunt active filter has much higher value than the peak value of the line-to-neutral voltage. This is done in order to ensure a proper compensation at the peak of the source voltage. In the authors mentioned about the current distortion limit and loss of control limit, which states that the dc-link voltage should be greater than or equal to $\sqrt{6}$ times the phase voltage of the system for distortion free compensation. When the dc-link voltage is less than this limit, there is insufficient resultant voltage to drive the currents through the inductances so as to track the reference currents. The primary condition for reactive power compensation is that the magnitude of reference dc-bus capacitor voltage should be higher than the peak

voltage at the point of commoncoupling (PCC). Due to the aforementioned criteria, manyresearchers have used a higher value of dc capacitor voltagebased on applications. Similarly, for series active filter, thedc-link voltage is maintained at a value equal to the peak ofthe line-to-line voltage of the system for propercompensation . In case of the UPQC, the dc-link voltage requirement for the shunt and series active filters is not thesame. Thus, it is a challenging task to have a common dclink of appropriate rating in order to achieve satisfactoryshunt and series compensation. The shunt active filterrequires higher dc-link voltage when compared to the seriesactive filter for proper compensation. In order to have aproper compensation for both series and shunt active filter,the researchers are left with no choice rather than to selectcommon dc-link voltage based on shunt active filterrequirement. This will result in over rating of the seriesactive filter as it requires less dc-link voltage compared toshunt active filter. Due to this criterion, in literature, ahigher dc link voltage based on the UPQC topology hasbeensuggested. With the high value of dc-link capacitor, thevoltage source inverters (VSIs) become bulky, and theswitches used in the VSI also need to be rated for highvalue of voltage and current. This in turn increases the entirecost and size of the VSI. To reduce the dc-link voltagestorage capacity, few attempts were made in literature. In ahybrid filter has been discussed for motor drive applications.The filter is connected in parallel with diode rectifier andtuned at seventh harmonic frequency. Although an elegantwork, the design is specific to the motor drive application,and the reactive power compensation is not considered,which is an important aspect in UPQC applications.

In caseof the three-phase four-wire system, neutral-clampedtopology is used for UPQC. This topology enables theindependent control of each leg of both the shunt and seriesinverters, but it requires capacitor voltage balancing. Infour-leg VSI topology for shunt active filter has beenproposed for three-phase four-wire system. This topologyavoids the voltage balancing of the capacitor, but theindependent control of the inverter legs is not possible. Toovercome the problems associated with the four-legtopology, in the authors proposed a T-connected transformerand

three-phase VSC based DSTATCOM. However, thistopology increases the cost and bulkiness of the UPQCbecause of the presence of extra transformer. In this paper, aUPQC topology with reduced dc-link voltage is proposed.

II. PROPOSED CONTROL STRATEGY

Fig.1 represents the equivalent circuit of the proposed VSI topology for UPQC compensated system. In this topology, the system neutral has been connected to the negative terminal of the dc bus along with the capacitor C_f in series with the interfacing inductance of the shunt active filter. This topology is referred to as a modified topology. The passive capacitor C_f has the capability to supply a part of the reactive power required by the load, and the active filter will compensate the balance reactive power and the harmonics present in the load. The addition of capacitor in series with the interfacing inductor of the shunt active filter will significantly reduce the dc-link voltage requirement and consequently reduces the average switching frequency of the switches.




Fig. 1. Equivalent circuit of proposed VSI topology for UPQC compensated system (modified topology).

This concept will be illustrated with analytic description in the following section the dc-link voltage requirement of the shunt active filter enables us to match the dc-link voltage requirement with the series active filter. This topology avoids the over rating of the series active filter of the UPQC compensation system. The design of the series capacitor C_f and the other VSI parameters have significant effect on the performance of the compensator. These are given in the next section. This topology uses a single dc capacitor unlike the neutral-clamped topology and consequently avoids the need of balancing the dc-link voltages. Each leg of

the inverter can be controlled independently in shunt active filter. Unlike the topologies mentioned in the literature, this topology does not require the fourth leg in the shunt active filter for three-phase four-wire system.

A. Design of VSI parameters

The parameters of the VSI need to be designed carefully for better tracking performance. The important parameters that need to be taken into consideration while designing conventional VSI are V_{dc} , C_{dc} , L_f , L_{se} , C_{se} , and switching frequency (f_{sw}). The design details of the VSI parameters for the shunt and series active filter are given.

Design of Shunt Active Filter VSI Parameters: Consider the active filter is connected to an X kVA system and deals with $0.5X$ kVA and $2X$ kVA handling capability under transient conditions for n cycles. During transient, with an increase in system kVA load, the voltage across each dc-link capacitor (V_{dc}) decreases and vice versa.

Design of Series Active Filter VSI Parameters: In order to make the series active filter system a first-order system, a resistor is added in series with the filter capacitor, referred as switching band resistor (R_{sw}). The rms value of the capacitor current can be expressed as $I_{se} = \sqrt{(I_{inv}^2 - I_l^2)}$. I_{inv} is the series inverter current rating and I_l is the load current. The capacitor branch current is divided into two components—a fundamental current I_{se1} , corresponding to the fundamental reference voltage (V_{ref1}) and a switching frequency current I_{sw} , corresponding to the band voltage (V_{sw}).

A design example is illustrated for a rated voltage of 230V line to neutral and the dc-link voltage reference (V_{dcref}) of the conventional VSI topology has been taken as $1.6 V_m$ for each capacitor. The hysteresis band (h_1) is taken as 0.5 A. From (5), the interfacing inductance (L_f) is computed to be 26mH. The base kVA rating of the system is taken as 5 kVA. Using (3), C_{dc} is computed and found to be 2200 F. The rated series VSI voltage is chosen as 50% of the rated voltage, i.e., the maximum injection capacity of the series active filter is 115 V. The hysteresis band (h_2) for series active filter is taken as 3% of the rated voltage, i.e., 6.9 V. The maximum switching frequency of the IGBT-based inverter is taken as 10

kHz. The series active filter current rating is chosen as 8 A and the rated load current as 7 A. Using the (7)–(9), the filter capacitor C_{se} , the band resistor R_{sw} and interfacing inductance L_{se} are calculated to be 80 μ F, 1.5 Ω , and 5mH, respectively. The system parameters are given in Table I for the conventional VSI topology.

Design of C_f for the Proposed VSI Topology: The design of the C_f depends upon the value to which the dc-link voltage is reduced. In general, loads with only nonlinear components of currents are very rare, and most of the electrical loads are combination of the linear inductive and nonlinear loads. Under these conditions, the proposed topology will work efficiently. The design of the value of C_f is carried out at the maximum load current, i.e., with the minimum load impedance to ensure that the designed C_f will perform satisfactorily at all other loading conditions. If S_{max} is the maximum kVA rating of a system and V_{base} is the base voltage of the system, then the minimum impedance in the system.

In the modified topology along with the series capacitor in the shunt active filter, the system neutral is connected to the negative terminal of the dc bus capacitor. This will introduce a positive dc voltage component in the inverter output voltage. This is because, when the top switch is —ON, $+V_{dcbus}$ appears at the inverter output, and 0 V appears when the bottom switch is —ON. Thus, the inverter output voltage will have dc voltage component along with the ac voltage. The dc voltage is blocked by the series capacitor, and thus the voltage across the series capacitor will be having two components, one is the ac component, which will be in phase opposition to the PCC voltage, and the other is the dc component. Whereas, in case of the conventional topology, the inverter output voltage varies between $+V_{dc}$ when top switch is —ON and $-V_{dc}$ when the bottom switch —ON. Similarly, when a four-leg topology is used for shunt active filter with a single dc capacitor, the inverter output voltage varies between $+V_{dcbus}$ and $-V_{dcbus}$. Therefore, these topologies do not contain any dc component in the inverter output voltage.

III. GENERATION OF REFERENCE COMPENSATOR CURRENTS

In this work, the load currents are unbalanced and distorted, these currents flow through the feeder impedance and make the voltage at terminal unbalanced and distorted. The series active filter makes the voltages at PCC balanced and sinusoidal. However, the voltages still contain switching frequency components and they contain some distortions. If these terminal voltages are used for generating the shunt filter current references, the shunt algorithm results in erroneous compensation. To remove this limitation of the algorithm, fundamental positive sequence voltages $v_{+l1}(t)$, $v_{+l2}(t)$, and $v_{+l3}(t)$ of the PCC voltages are extracted and are used in control algorithm for shunt active filter. The expressions for reference compensator currents are given. In this equation, P_{avg} is the average load power, P_{loss} denotes the switching losses and ohmic losses in actual compensator, and it is generated using a capacitor voltage ANN controller.




Fig. 2. Control block diagram for UPQC.

IV. SIMULATION AND EXPERIMENTAL RESULTS

In order to validate the proposed topology, simulation is carried out using MATLAB. The same system parameters which are given Table I with additional Cf for a desired dc-link voltage are used to carry out simulation studies. The simulation results for both the conventional topology and the proposed modified topology are presented in this section for better understanding and comparison between both the topologies.

Table I System parameters

System Quantities	Values
System voltages	230 V (line to neutral), 50 Hz
Feeder impedance	$Z_s = 1 + j3.141 \Omega$
Linear Load	$Z_{l1} = 34 + j47.5 \Omega$, $Z_{l2} = 81 + j39.6 \Omega$, $Z_{l3} = 31.5 + j70.9 \Omega$
Non-linear Load	three-phase full bridge rectifier load feeding a R-L load of 150 Ω -300 mH
Shunt VSI parameters	$C_{dc} = 2200 \mu\text{F}$, $L_f = 26 \text{ mH}$, $R_f = 1 \Omega$ $V_{dcbus} = 2 \times V_{dc} = 1040 \text{ V}$ (Conventional), $V_{dcbus} = 560 \text{ V}$ (Proposed)
Series VSI parameters	$C_{se} = 80 \mu\text{F}$, $L_{se} = 5 \text{ mH}$ $R_{sw} = 1.5 \Omega$
Series interfacing transformer	1:1, 100 V and 700 VA
PI controller gains	$K_p = 6$, $K_i = 5.5$
Hysteresis band	$h_1 = \pm 0.5 \text{ A}$, $h_2 = \pm 6.9 \text{ V}$

V. CONCLUSION

A modified UPQC topology for three-phase four-wire system using ANN controller has been suggested in this paper, which has the proficiency to compensate the load at lower dc-link voltage under non stiff source. Design of the filter parameters for the series and shunt active filters is explained in detail. The proposed method is validated through simulation and experimental studies in a three phase distribution system with neutral-clamped UPQC topology (conventional). The proposed modified topology gives the advantages of both the conventional neutral clamped topology and the four-leg topology.

REFERENCES

- [1] M. Bollen, Understanding Power Quality Problems: Voltage Sags and Interruptions. New York: IEEE Press, 1999.
- [2] S. V. R. Kumar and S. S. Nagaraju, "Simulation of DSTATCOM and DVR in power systems," ARPN J. Eng. Appl. Sci., vol. 2, no. 3, pp. 7-13, Jun. 2007.
- [3] B. T. Ooi, J. C. Salmon, J. W. Dixon, and A. B. Kulkarni, "A three phase controlled-current PWM converter with leading power factor," IEEE Trans. Ind. Appl., vol. IA-23, no. 1, pp. 78-84, Jan. 1987.
- [4] Y. Ye, M. Kazerani, and V. Quintana, "Modeling, control and implementation of three-phase PWM converters," IEEE Trans. Power Electron., vol. 18, no. 3, pp. 857-864, May 2003.
- [5] R. Gupta, A. Gosh, and A. Joshi, "Multiband hysteresis modulation and switching characterization for sliding-mode-controlled cascaded multilevel inverter," IEEE Trans. Ind. Electron., vol. 57, no. 7, pp. 2344-2353, Jul. 2010.

[6] S. Srikanthan and M. K. Mishra, "DC capacitor voltage equalization in neutral clamped inverters for DSTATCOM application," IEEE Trans. Ind. Electron., vol. 57, no. 8, pp. 2768–2775, Aug. 2010.

[7] R. Gupta, A. Ghosh, and A. Joshi, "Switching characterization of cascaded multilevel inverter controlled systems," IEEE Trans. Ind. Electron., vol. 55, no. 3, pp. 1047–1058, Mar. 2008.

[8] B. Singh and J. Solanki, "Load compensation for diesel generator-based isolated generation system employing DSTATCOM," IEEE Trans. Ind. Electron., vol. 47, no. 1, pp. 238–244, Jan./Feb. 2011.

[9] R. Gupta, A. Ghosh, and A. Joshi, "Characteristic analysis for multi sampled digital implementation of fixed-switching-frequency closed loop modulation of voltage-source inverter," IEEE Trans. Ind. Electron., vol. 56, no. 7, pp. 2382–2392, Jul. 2009.

[10] B. Singh and J. Solanki, "A comparison of control algorithms for DSTATCOM," IEEE Trans. Ind. Electron., vol. 56, no. 7, pp. 2738–2745, Jul. 2009.

[11] S. Rahmani, N. Mendalek, and K. Al-Haddad, "Experimental design of a nonlinear control technique for three-phase shunt active power filter," IEEE Trans. Ind. Electron., vol. 57, no. 10, pp. 3364–3375, Oct. 2010.

[12] V. Corasaniti, M. Barbieri, P. Arnera, and M. Valla, "Hybrid active filter for reactive and harmonics compensation in a distribution network," IEEE Trans. Ind. Electron., vol. 56, no. 3, pp. 670–677, Mar. 2009.

Authors:



Mamatha pursuing M.Tech in Electrical Power Systems from **Talla Padmavathi College Of Engineering, Kazipet, Warangal.**

B. Janshi Devi working as Assistant Professor, Department of EEE in **Talla Padmavathi College Of Engineering, Kazipet, Warangal.**

Thoutu Hari Krishna working as Assistant Professor, Department of EEE in **Talla Padmavathi College Of Engineering, Kazipet, Warangal.**