

Design an reverse converter parallel prefix novel adder

¹Mr. **P Yuva Kishore Reddy**, M.Tech., VLSI & ES, E.C.E Dept., Chintalapudi Engineering College, Ponnur, Guntur Dt

²Mr.**A.Trinadha Rao**, Assistant Professor, E.C.E Dept., ChintalapudiEngineeringCollege, Ponnur, Guntur Dt

³Mr.K. Anka Siva Prasad, Associate Professor & Vice Principal, E.C.E Dept., Chintalapudi Engineering College, Ponnur, GunturDt

ABSTRACT: The implementation of residue number system reverse converters based on wellknown regular and modular parallel prefix adders is analyzed. The VLSI implementation results show a significant delay reduction and area improvements, all this at the cost of higher power consumption, which is the main reason preventing the use of parallel-prefix adders to achieve highspeed reverse converters in recent systems. Hence, to solve the high power consumption problem, novel specific hybrid parallel-prefix based adder components that provide better trade-off between delay and power consumption are herein presented to design reverse converters. We Parallel distributed propose arithmetic convolution technique in Reverse Converter to increase the system performance

INDEX TERMS: Digital arithmetic, parallelprefix adder (PPX), parallel distributed arithmetic convolution architecture, reverse converter.

I INTRODUCTION

Now a days with the extensive use of wireless devices, battery-based and portable devices, the residue number system (RNS) can play a significant role due to its low power features and competitive delay. The RNS can provide carry free and fully parallel arithmetic operations [1], [2] for several applications, including digital signal processing and

cryptography [3]–[6]. However, its real usage requires forward and reverse converters to be integrated in the existing digital systems. The reverse conversion, i.e., residue to binary conversion, is a hard and time-consuming operation [7]. Hence, the problem of designing high-performance reverse converters has motivated continuous research using two main approaches to improve the performance of the converters:

- Investigating new algorithms and novel arithmetic formulations to achieve simplified conversion formulas and 2) introducing new moduli sets, which can lead to more simple formulations. Thereafter, given the final simplified conversion equations, they are computed using well-
- 2) known adder architectures, such as carrysave adders (CSAs) and ripplecarry
- 3) architectures, to implement carry-propagate adders (CPAs) and, more seldomly, fast and expensive adders

Such as the ones with carry-look ahead or parallelprefix architectures.

In this brief, for the first time, we present a comprehensive methodology to wisely employ parallel-prefix adders in carefully selected positions in order to design fast reverse converters. The collected experimental results based on area, delay, and power consumption show that, as expected, the usage of the parallel-prefix adders to implement converters highly increases the speed at the expense of additional area and remarkable increase of power consumption. The significant growing of power consumption makes the reverse converter not competitive. Two power-efficient and low-area hybrid parallel-prefix adders are presented in this brief to tackle with these performance limitations, leading to significant reduction of the power delay product (PDP) metric and considerable improvements in the area-time2 product (AT2) in comparison with the original converters without using parallel-prefix adders



The 3-bit ripple carry adder is shown in Fig.1.The first bit carry is given to second bit full adder and similarly the second bit carry is given to the third bit full adder. The addition operation is performed from least significant bit to most significant bit in ripple carry adder. Configuration logic and routing resources in Field Programmable Gate Array.





II LADNER-FISCHER ADDER

The Ladner-Fischer is the parallel prefix adder used to perform the addition operation. It is looking like tree structure to perform the arithmetic operation. Ladner Fischer adder is used for high performance addition operation. The Ladner-Fischer adder consists of black cells and gray cells. Each black cell consists of two AND gates and one OR gate. Multiplexer is combinational circuit which consists of multiple inputs and a single output. Each gray cell consists of only one AND gate.P_i denotes propagate and it consists of only one AND gate given in equation 1. G_i denotes generate and it consists of one AND gate and OR gate given in equation 2.

> $P_i=B_i \text{ AND } B_{i-1}$ ------ (1) $G_i=A_i \text{ OR } [B_i \text{ AND } A_{i-1}]$ ---- (2)

 G_i denotes generate and it consists of one AND gate and OR gate given in equation 3.

 $G_{i-1}=A_{i-2} \text{ OR } [B_{i-2} \text{ AND } A_{i-1}] --- (3)$

The proposed Ladner-Fischer adder is flexible to speed up the binary addition and the structure looks

like tree structure for the high performance of arithmetic operations.

Research on binary operation elements and motivation gives development of devices. Field programmable gate arrays [FPGA's] are most popular in recent years because theyimprove the speed of microprocessor based applications like mobile DSP and telecommunication. The construction of efficient Ladner-Fischer adder consists of three stages. They are pre-processing stage, carry generation stage, post-processing stage.

Pre-Processing Stage:

In the pre-processing stage, generate and propagate are from each pair of inputs. The propagate gives "XOR" operation of input bits and generates gives "AND" operation of input bits. The propagate (P_i) and generate (G_i) are shown in below equations 4 & 5.

$$P_i = A_i \text{ XOR } B_i ------ (4)$$

 $G_i = A_i \text{ AND } B_i ------ (5)$

Carry Generation Stage:

In this stage, carry is generated for each bit and this is called as carry generate (C_g). The carry propagate and carry generate is generated for the further operation but final cell present in the each bit operation gives carry. The last bit carry will help to produce sum of the next bit simultaneously till the last bit. The carry generate and carry propagate are given in below equations 6 & 7.

$$C_p = P_1 \text{ AND } P_0 \dots (6)$$

 $C_g = G_1 \text{ OR } (P_1 \text{ AND } G_0) \dots (7)$

The above carry propagate C_p and carry generation C_g in equations 6&7 is black cell and the below shown carry generation in equation 8 is gray cell. The carry propagate is generated for the further operation but final cell present in the each bit operation gives carry. The last bit carry will help to produce sum of the next bit simultaneously till the last bit. This carry is used for the next bit sum operation, the carry generate isgiven in below equations 8.

$$C_g = G_1 \text{ OR } (P_1 \text{ AND } G_0) ------ (8)$$



Available at https://edupediapublications.org/journals

p-ISSN: 2348-6848 e-ISSN: 2348-795X Volume 03 Issue 17 November 2016

Post-Processing Stage:

It is the final stage of an efficient Ladner-Fischer adder, the carry of a first bit is XORed with the next bit of propagates then the output is given as sum and it is shown in equation 9.

$S_i = P_i XOR C_{i-1} ----- (9)$

It is used for two sixteen bit addition operations and each bit carry is undergoes post-processing stage with propagate, gives the final sum.



Fig.2: Block Diagram

The first input one goes under proprocessing stage and it will produce propagate and generate. These propagates and generates undergoes carry generation stage produces carry generates and carry propagates, these undergoes post-processing stage and gives final sum. The step by step process of efficient Ladner-Fischer adder is shown in Fig.2.

The efficient Ladner-Fischer adder structure is looking like tree structure for the high performance of arithmetic operations and it is the fastest adder which focuses on gate level logic. It designs with less number of gates. So, it decreases the delay and memory used in this architecture.

The efficient Ladner-Fischer adder isshown in fig.3 which improves the speed and decrease the area for the operation of 8-bit addition. The input bits A_i and B_i concentrates on generate and propagate by XOR and AND operations. These propagates and generates undergoes the operations of black cell and gray cell and gives the carry C_i . That carry is XORed with the propagate of next bit, that gives sum.



Fig.3: 8-Bit Efficient Ladner-Fischer Adder

The architecture of Efficient Ladner-Fischer adder gives the less delay and less memory for the operation of 16-bit addition. The properties of the operations are evaluated in parallel and accept the trees to overlap which leads to parallelization.



Fig.4: 16-bit Efficient Ladner-Fischer Adder

The architecture of 16-bit Efficient Ladner-Fischer adder is shown in Fig.4. The logical circuit is using multiple adders to find the sum of N-bit numbers. Each addition operation has a carry input (C_{in}) which is the previous bit carry output (C_{out}).

Research on binary addition motivates gives development of devices. Many parallel prefix networks describe the literature of addition operation.



The parallel prefix adders are Brent-kung, Koggestone, ladner-Fischer, Sklansky, etc,. The fast and accurate performance of an adder is used in the very large scale integrated circuits design and digital signal processors.

IV SIMULATION RESULTS

The Efficient Ladner-Fischer adder is designed on VHDL (very high speed integration hardware description language). Xilinx project navigator 12.1 is used for synthesis. Simulation results are shown in Fig.5.

						3,158.507 ns	
Name Value	1,000 ns	1,500 ns	2,000 ns	2,500 ns	3,000	Ins	3,500 ns
▶ 👫 a[15:0] 0100111000101110	01011010	11010110	10101010	00101010		01001110	00101110
▶ 📑 b[15:0] 1011011100011100	00111010	10011010	01011100	00110111		10110111	00011100
🛗 cin 🛛 0							
10 m							
▶ 🛗 p[15:0] 1111100100110010	01100000	01001100	11110110	00011101		11111001	00110010
▶ 🛗 g[15:0] 0000011000001100	00011010	100 100 10	00001000	00 1000 10		00000110	00001100
▶ 🛗 u[8:0] 110001000	0000	00100	1100	0100		11000	01000
▶ 🛗 v[8:0] 001100110	0111	0011	0010	01011		00110	00110
▶ 🛗 x[5:0] 100000	000	000	X	10	000		
▶ 🛗 t[5:0] 011011	010	111	010	011		011	D11
▶ 🛗 e[3:0] 0000		0	100			00	00
▶ 🛗 d[3:0] 1111	0:	11	X	1	111		
▶ 🛗 n[11:0] 1111111100011	011110	101001	111110	000011		111111	100011
▶ 🛗 c[15:0] 1111111000111100	01111010	10011110	11111000	00111110		11111110	00111100
▶ 📲 s[16:0] 100000101010001010	0 100 10 10	01110000	10000011	01100001		10000010	01001010
	VI. 0 100 007						
	X1: 3,158.507 ns						

Fig.5: 16-Bit Efficient Ladner-Fischer Adder Simulation Waveform

The design of adders is done on VHDL. The memory and delay performance Efficient Ladner-Fischer adder (ELF) is shown in Table.1

Adder	Delay(ns)	Memory used(kb)
8-bit Efficient Ladner-Fischer adder	11.2	186228
16-bit Efficient Ladner-Fischer adder	12.2	188788

Table.1Delay and memory used in ELF

V CONCLUSION

In this paper, a new approach to design an efficient Ladner-Fischer adder concentrates on gate levels to improve the speed and decreases the area.It is like tree structure and cells in the carry generation stage are decreased to speed up the binary addition. The proposed adder addition operation offers great advantage in reducing delay.

REFERENCES

[1] pakkiraiahchakali, madhukumarpatnala"Design of high speed Ladner - Fischerbased carry select adder" IJSCE march 2013.

[2] David h,k hoe, Chris Martinez and srijyothsnavundavalli"Design and characterization of parallel prefix adders using FPGAs", Pages.168-172, march2011 IEEE.

[3] K.Vitoroulis and A.J. Al-Khalili, "performance of parallel prefix adders implemented with FPGA technology," IEEE Northeast Workshop on circuits and systems, pp.498-501, Aug. 2007.

[4]GiorgosDimitrakopoulos and DimitrisNikolos, "High-Speed Parallel-Prefix VLSI Ling Adders" Feb. 2005.

[5] S.Knowles, "Afamilyofadders," Proc. 15 Symp. Comp. Arith., pp. 277-281, June 2001.

[6] I. Sutherland, R. Sproulland D. Harris, Logical Effort, San Francisco: Morgan Kaufmann, 1999.

[7] R.BrentandH.Kung, "Aregularlayoutforparallel adders," IEEETrans.Computers,vol.C-31,no.3, pp.260-264, March 1982

[8] R.E. Ladner and M.J. Fischer, "Parallel Prefix Computation," J. ACM, vol. 27, no. 4, pages 831-838, Oct. 1980.

[9] P.Kogge and H.Stone,"A Parallel algorithem for the efficient solution of a general class of recurrence relation," IEEE transactions on computers, vol. c-22, no.8, pp.786-793, Aug 1973.

[10]J.Sklansky, "Conditional-sumadditionlogic," IRE Trans.ElectronicComputers,vol.EC-9,pp.226-231,June1960.