

Designing and Analysis Multi-level Inverter Capable of Power Factor Control with DC Link Switches

1.G.NIROSHA, 2.MOHANDAS.AUDIRALA

1.PG Scholar,Department of EEE, TKR College of Engineering and Technology,Meerpet,Rangareddy,Hyderabad 2.Associate Professor, Department of EEE, TKR College of Engineering and Technology ,Meerpet, Rangareddy, Hyderabad

ABSTRACT:

Due to the increasing demand on the renewable energysources, grid connected electrical converter systems are getting addition a land additional vital than ever before For grid -connected operation, the electrical converter ought to meet the requirements. This subsequent paper proposes a replacement multi-level electrical convertertopology supported a H-bridge structure with four switchesconnected to the dc-link. supported a POD (Phase opposition disposition) modulation methodology, a replacement PWM methodology thatrequires just one carrier signal is recommended. The switchsequence to balance the electrical device voltage is additionally thought-about. Inaddition to the topology those. planned needs minimumnumber of element count to extend range the amount the quantity} of voltagelevel. operational principle of the planned electrical converter is verified through simulation and experiment.

INTRODUCTION:

Multi level inverters are currently now a days mostly using in several applications, because the number of voltage levels will increase, the output voltage is nearer to sinusoidal wave with reduced harmonic content, improving the performance of the drive greatly as given in [4] and [5]. Various aspects of the proposed inverter like capacitor voltage leveling are given in the present paper. The work given in [9] generates multiple voltage levels by change the load current through capacitors. one in every of the pioneering works within the field of multilevel inverters is that the neutral point clamped inverter [6]. On the other hand, the use of multiple isolated dc using H-bridges for sources plasma stabilization generating multiple voltage levels was given in [7]. The work given in [8] analyzes the problems with the theme of cascading multiple rectifiers and proposes a solution for balancing the capacitors Here, the voltage through the capacitors is maintained at desired price by changing the



direction of load current through the capacitor by choosing the redundant states for an equivalent pole voltage. The work given in [10] combines the concepts of work given in [9] and [7]. Here, the floating capacitor H-bridges are used to generate multiple output voltages. The to generate multiple output voltages. The voltages of the capacitors are maintained at their intended values by switching through redundant states for the same voltage level. The works given address aspects of using cascaded Hbridges and propose numerous efficient control algorithms. modular structure converters that are highly regarded in HVDC applications are another genre of multilevel converters which may be used for motor drive applications as given. The conception of cascading flying capacitor inverter with neutral point clamped inverter is given. The conception of increasing the number of levels using flying capacitor inverter with cross connected capacitors has been given. a noteworthy configuration to get seventeen voltage levels mistreatment multiple capacitors is given. but the capacitor voltages can't be balanced instantly. they'll be balanced only at the basic frequency.

Due to the increasing demand on the renewable energy sources, grid connected inverter systems are becoming more and more important than ever before [1,2]. For grid - connected operation, the inverter should meet the following requirements.

1. The inverter has to generate a pure sinusoidal output voltage.

2. The inverter output current should have low total harmonic distortion (THD).

Traditionally, two-level PWM inverter is used for grid-tied operation. In case of a two-level inverter, the switching frequency should be high or the inductance of the output filter inductor need to be big enough to satisfy the required THD. To cope with the problems associated with the two-level inverter, multi-level inverters (MLIs) are introduced for grid connected inverter. Several MLI topologies have been suggested so far and they can be mainly classified as three types in Fig. 1; neutral point clamped (NPC), flying capacitor (FC), and cascaded type [3-5]. Advantage of the MLIs is that their switching frequency and device voltage rating can be much lower than those of a traditional two-level inverter for the same output voltage.

Therefore, IGBT switching loss can be reduced significantly and thus the inverter system efficiency can be increased [6-8]. In this paper, a circuit based on a Hbridge topology with four switches



connected to the dc-link is proposed as a MLI topology. Fig. 2 shows the proposed MLI. Also it is simple because the proposed PWM method uses one carrier signal for generating PWM signals. In addition, the switching sequence considering the voltage balance of dc-link was proposed. Finally, the proposed topology of the multi-level inverter is verified by showing the feasibility through the simulation and the experiment.



Fig. 1. Topologies of multi-level inverters. (a) Neutral point clamped (NPC) type. (b) Flying capacitor (FC) type. (c) Cascade type.

PROPOSED TOPOLOGY CONFIGURATION:



FIG:Three-phase power schematic of the proposed seventeen-level inverter configuration formed by cascading three-level flying capacitor inverter with three H-bridges using a single dc link.



The voltages of capacitors AC1, BC1, and CC1 are maintained at Vdc/2. Capacitors AC2, BC2, and CC2 are maintained at voltage level of Vdc/4. Similarly capacitors AC3, BC3, and CC3 are maintained at voltage level of Vdc/8 and capacitors AC4, BC4, and CC4 are maintained at voltage level of Vdc/16. The three-phase power schematic is shown in Fig. 1. It consits of hybrid multilevel topology employing a three-level flying capacitor inverter and cascading it with three floating capacitor H-Bridges. Each cascaded H-bridge can either add or subtract its voltage to the voltage generated by its previous stage. In addition to that, the CHBs can also be bypassed. The resulting inverter pole voltage is the arithmetic sum of voltages of each stage. The schematic diagram for one phase of the proposed converter is shown in Fig. 2. The switch pairs (AS1, AS1'), (AS2, AS2'), (AS3, AS3'), (AS4, AS4'), (AS5, AS5'), (AS6, AS6'), (AS7, AS7'), and (AS8, AS8') are switched in complementary fashion with appropriate dead time. Each switch pair has two distinct logic states,



Fig. 2. One phase of the proposed 17level inverter configuration formed by cascading three-level flying capacitor inverter with three H-bridges using a single dc link.

namely top device is ON (denoted by 1) or the bottom device is ON (denoted by 0). Therefore, there are 256 (28) distinct switching combinations possible. Each voltage level can be generated using one or switching states more (pole voltage redundancies). By switching through the redundant switching combinations (for the same pole voltage), the current through capacitors can be reversed and their voltages can be controlled to their prescribed values. This method of balancing the capacitor voltages at all load currents and power factors instantaneously has been observed for 17 pole voltage levels. They are 0, Vdc/16, Vdc/8, 3 Vdc/16, Vdc/4, 5 Vdc/16, 3 Vdc/8, 7 Vdc/16, Vdc/2, 9 Vdc/16, 5 Vdc/8, 11 Vdc/16, 3 Vdc/4, 13 Vdc/16, 7 Vdc/8, 15 Vdc/16, and Vdc. However, by switching through all the possible pole



p-ISSN: 2348-6848 e-ISSN: 2348-795X Volume 03 Issue 17 November 2016

voltage switching combinations, 31 distinct pole voltage levels can be generated using the proposed topology. In the additional 14 levels, the voltages of capacitors can be balanced only in a fundamental cycle. There are 82 switching combinations (see Table I) that can be used to generate the above mentioned 17 pole voltage levels where instantaneous capacitor voltage balancing is possible. The effect of 82 switching combinations on every capacitor's charge state (charge or discharge) for positive direction of current (i.e., when the pole is sourcing current as marked in Fig. 3)is shown in Table I. For negative direction of current, the effect of the switching state on the capacitor is reversed. For example, when the controller demands a pole voltage of Vdc/16, there are five different redundant switching combinations to generate it. Each switching combination has a different effect on the state of charge of the capacitors. 1) (see Table I)is applied, the capacitor C4 discharges when the pole is sourcing current as [see Fig. 3(a)]. To balance the capacitor C4 and to bring its voltage back to the prescribed value (Vdc/16), one of the other four switching combinations is applied Fig. 3(b)–(e). It can be observed that when switching state (0, 0, 0, 0, 0, 1, 1, 0) is applied, the direction of current in the

capacitor C4 is reversed [see Fig. 3(b)] and the capacitor C4 charges. However in this process, the capacitor C3 is discharged. If the capacitor C3 needs charging, switching state redundancy of (0, 0, 0, 1, 1, 0, 1, 0) is applied [see Fig. 3(c)] which discharges C2. As shown in Fig. 3(d) to charge C2 one of the switching redundancies and (e) is applied based on the state of charge of capacitor C1. If switching state (0, 1, 1, 0, 1, 0, 1, 0 is applied, the capacitor C1 is discharged and this state charges all the other capacitors as shown in Fig. 3(d). Finally, when switching state of (1, 0, 1, 0,1, 0, 1, 0 is applied, all the four capacitors are charged for positive direction of current as shown in Fig. 3(e).





International Journal of Research

Available at https://edupediapublications.org/journals

p-ISSN: 2348-6848 e-ISSN: 2348-795X Volume 03 Issue 17 November 2016





(d)

Fig. 3. Switching Redundancies for pole voltage of Vdc/16. (a) Current path for switching state (0, 0, 0, 0, 0, 0, 0, 1). (b) Current path for switching state (0, 0, 0, 0, 0, 1, 1, 0). (c) Current path for switching state (0, 0, 0, 1, 1, 0, 1, 0). (d) Current path for switching state (0, 1, 1, 0, 1, 0, 1, 0). (e) Current path for switching state (1, 0, 1, 0, 1, 0).

TABLE I POLE VOLTAGE REDUNDANCIES AND CAPACITOR STATES FOR VARIOUS SWITCHING COMBINATIONS WHEN POLE SOURCES CURRENT

| S. No. | Pole Voltage | Switch State (S1, S2, S3, S4, S5, S6, S7, S8) | C1* | C2* | C3* | C4* | S.No | Pole Voltage | Switch State (S1, S2, S3, S4, S5, S6, S7, S8) | C1* | C2 ^a | C3* | C4 ² |
|--------|--------------|--|-----|--|-------|--|-------|--------------|--|--|-----------------|-------|---------------------------------------|
| 1 | 0 | (0, 0, 0, 0, 0, 0, 0, 0) | 0 | 0 | 0 | 0 | 42 | Vde/2 | (1, 0, 0, 0, 0, 0, 0, 0) | | 0 | 0 | 0 |
| 2 | Vde/16 | (0, 0, 0, 0, 0, 0, 0, 1) | 0 | 0 | 0 | | -4.3 | 9 Vde/16 | (0, 1, 0, 0, 0, 0, 0, 1) | - | 0 | 0 | - |
| -3 | | (0, 0, 0, 0, 0, 0, 1, 1, 0) | 0 | 0 | | | -1-1 | | (0, 1, 0, 0, 0, 1, 1, 0) | | 0 | | |
| 4 | | (0, 0, 0, 1, 1, 0, 1, 0) | 0 | | -+ | -+- | 45 | | (0, 1, 0, 1, 1, 0, 1, 0) | (minut) | | -+- | -8 |
| 55 | | (0, 1, 1, 0, 1, 0, 1, 0) | | and the second sec | - | and the second sec | | | (1. 0. 0. 0. 0. 0. 0. 1) | | 0 | 0 | - |
| 0 | | (1. 0. 1. 0. 1. 0. 1. 0) | | - | - | - | 47 | | (1, 0, 0, 0, 0, 1, 1, 0) | - | 0 | | |
| 7 | Vdc/8 | (0, 0, 0, 0, 0, 1, 0, 0) | O | 0 | | 0 | -425 | | (1, 0, 0, 1, 1, 0, 1, 0) | -+- | | + | - |
| 8 | | (0, 0, 0, 1, 1, 0, 0, 0) | 0 | 10000 | - | 0 | 49 | | (1, 1, 1, 0, 1, 0, 1, 0) | 0 | 10.0 | 1.4 | |
| 0 | | (0, 1, 1, 0, 1, 0, 0, 0) | | -+- | | 0 | 50 | 5 Vdo/B | (0, 1, 0, 0, 0, 1, 0, 0) | <u></u> | 0 | | 0 |
| 10 | | (1, 0, 1, 0, 1, 0, 0, 0) | | - | -+ | 0 | 51 | | (0, 1, 0, 1, 1, 0, 0, 0) | 1 mm | | -+- | 0 |
| 11 | 3 Vdc/10 | 000001010 | 0 | 0 | | 1000 | 52 | | (1,0,0,0,0,1,0,0) | and a second sec | 0 | | 0 |
| 12 | | (0, 0, 0, 1, 0, 0, 1, 0) | 0 | | 0 | | 53 | | (1, 0, 0, 1, 1, 0, 0, 0) | | | -+- | 0 |
| 13 | | (0, 0, 0, 1, 1, 0, 0, 1) | 0 | | - | - | 25-1 | | (1, 1, 1, 0, 1, 0, 0, 0) | ò | -+ | - | ö |
| 1.4 | | (0 1 1 0 0 0 1 0) | | 100 | 0 | - | 55 | 11 Mdc/10 | (0 1 0 0 0 1 0 1) | - | 0 | | - |
| 15 | | (0, 1, 1, 0, 1, 0, 0, 1) | | and the second sec | | _ | 50 | | (0, 1, 0, 1, 0, 0, 1, 0) | | _ | 0 | |
| 10 | | (1.0.1.0.0.0.1.0) | - | in the second | 0 | - | 57 | | (0, 1, 0, 1, 1, 0, 0, 1) | | - | | _ |
| 1.7 | | (1 0 1 0 1 0 0 1) | - | | - | | 15.84 | | (1 0 0 0 0 1 0 1) | - | 0 | | _ |
| 18 | Velo-64 | (0, 0, 0, 1, 0, 0, 0, 0) | 0 | | 0 | 0 | 59 | | (1, 0, 0, 1, 0, 0, 1, 0) | - | | 0 | - |
| 19 | | (0, 1, 1, 0, 0, 0, 0, 0) | | and the second se | 0 | • | 60 | | (1, 0, 0, 1, 1, 0, 0, 1) | | _ | | _ |
| 20 | | (1, 0, 1, 0, 0, 0, 0, 0) | - | - | 0 | 0 | 61 | | (1, 1, 1, 0, 0, 0, 1, 0) | O. | -+ | i O | |
| 21 | S Vdc/16 | 0001000 | 0 | | 0 | 1000 | 62 | | (1, 1, 1, 0, 1, 0, 0, 1) | ö | | - | |
| 22 | | 00010100 | 0 | | | | 63 | 3 Material | 0 1 0 1 0 0 0 0 | | | 0 | 0 |
| 23 | | (0, 1, 0, 0, 1, 0, 1, 0) | - | 0 | - | - | Co.d. | | (1, 0, 0, 1, 0, 0, 0, 0) | | | 0 | 0 |
| 24 | | (0 1 1 0 0 0 0 D | | | 0 | | 6.5 | | (1 1 1 0 0 0 0 0) | i i i | | 0 | 0 |
| 25 | | (0, 1, 1, 0, 0, 1, 1, 0) | | | | - | 66 | 13 Vdc/16 | (0, 1, 0, 1, 0, 0, 0, 1) | | - | 0 | |
| 20 | | (1.0.0.0.1.0.1.0) | - | 0 | | | 677 | | (0, 1, 0, 1, 0, 1, 1, 0) | | | | a sector |
| 27 | | (1, 0, 1, 0, 0, 0, 0, 1) | | -+- | Ó. | - | ON | | (1, 0, 0, 1, 0, 0, 0, 1) | | _ | 0 | - |
| 28 | | (1.0.1.0.0.1.1.0) | | and an and a second sec | 10000 | 100 | 69 | | (1, 0, 0, 1, 0, 1, 1, 0) | | | | |
| 29 | 3 3/10/19 | 000101000 | 0 | - | | 0 | 70 | | (1 1 0 0 1 0 1 0) | 0 | 0 | | |
| 30 | | (0, 1, 0, 0, 1, 0, 0, 0) | | 0 | - | O | 71 | | (1, 1, 1, 0, 0, 0, 0, 1) | 8 | - | O | - |
| 3.1 | | (0 1 1 0 0 1 0 0) | - | | | 0 | 73 | | (1 1 1 0 0 1 1 0) | ö | | 0.222 | |
| 32 | | (1.0.0.0.1.0.0.0) | - | Ó | - | 0 | 73 | 7 Vdc/8 | (0, 1, 0, 1, 0, 1, 0, 0) | 50 | <u></u> | | 0 |
| 33 | | (1.0.1.0.0.1.0.0) | | 100 | _ | D | 7.4 | | (1.0.0.1.0.1.0.0) | | - | | 0 |
| 3.4 | 7 Vdc/16 | 000101010 | 0 | | | | 7 5 | | | 0 | 0 | | i i i i i i i i i i i i i i i i i i i |
| 35 | | (0 1 0 0 0 0 1 0) | | 0 | 0 | - | 70 | | $(1 \ 1 \ 1 \ 0 \ 0 \ 1 \ 0 \ 0)$ | | | | 0 |
| 36 | | 01001001 | | 0 | - | | 77 | 15 3/10/16 | (0,1,0,1,0,1,0,1) | | | | - |
| 3.7 | | 0 1 1 0 0 1 0 1 | | | | | 72.64 | | (1 0 0 1 0 1 0 1) | - | | | |
| 336 | | (1 0 0 0 0 0 1 0) | - | 0 | 0 | | 79 | | (1 1 0 0 0 0 1 0) | i i | 0 | 0 | |
| 39 | | (1 0 0 0 1 0 0 1) | | 0 | | | 190 | | (1 1 0 0 1 0 0 1) | ö | 0 | 100 | |
| 40 | | (1.0.1.0.0.1.0.1) | | | - | | 16.1 | | (1, 1, 1, 0, 0, 1, 0, 1) | ä | | _ | |
| 41 | Nde/2 | (0,1,0,0,0,0,0,0) | | ö | 0 | 0 | 8.2 | Nele | | | 0 | 0 | 0 |

Symbols of + , -, and 0 indicates the capacitor is charging, discharging, and no effect respectively for positive direction of current.

SIMULATION RESULT:



fig :Simulation diagram of the proposed system



(a)

Fig. . Pole, Phase, capacitor voltages along with current for 10-Hz operation of converter. VAC1(50 V/div),VAO: Pole voltage (100 V/div), VAN: Phase Voltage (100 V/div), VAC4: (100 V/div),VAC3: (10 V/div),VAC2: (25 V/div), IA:2 A/div, Timescale: (20 mS/div).

CONCLUSION

In the proposed configuration if any of the devices in any of the H-bridges fail, the faulty H- bridge are often bypassed and the electrical converter can be operated at reduced number of levels at full power. In this paper a cascading a 3- level flying capacitor and three floating capacitor Hbridges has been formed for generating a 17 level configuration and the proposed 17level inverter has improved reliability. The advantage of the proposed configuration is modularity and symmetry in structure with the same control scheme which enables the inverter to be extended to more number of phases like five-phase and six- phase configurations. At any power factor all the voltage levels can be balanced in the proposed system full at loads. The performance can be observed in the simulation. The stability of the capacitor balancing algorithm has been tested by using simulation suddenly accelerating the motor

at no load and observing the capacitor voltages at various load currents.

REFERENCES

[1] J. Rodriguez, J.-S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," IEEE Trans. Ind. Appl., vol. 49, no. 4, pp. 724–738, Aug. 2002.

[2] L. G. Franquelo, J. Rodriguez, J. I. Leon,
S. Kouro, R. Portillo, and M. A. M. Prats,
"The age of multilevel converters arrives,"
IEEE Ind. Electron. Mag., vol. 2, no. 2, pp. 28–39, Jun. 2008.

[3] S. Kouro, M. Malinowski, K.Gopakumar, J. Pou, L. G. Franquelo, B.Wu,J. Rodriguez, M. A.

[4] Y. Liang, C.O. Nwankpa, "A power-line conditioner based on flyingcapacitor multilevel voltage source converter with



phase-shift SPWM" IEEE Trans. Industrial Electronics, Vol. 36, pp. 965-971, 2000.

[5] E. Villanueva, P. Correa, M. Pacas,
"Control of a Single-Phase Cascaded H-Bridge Multilevel Inverter for Grid-Connected Photovoltaic Systems", IEEE Trans. Industrial Electronics, Vol. 56, pp. 4399-4406, 2009.

[6] O. Lopez, R. Teodorescu, J. Doval-Gandoy, "Multilevel transformerless topologies for single-phase grid-connected converters" IEEE. IECON 2006, pp. 5191-5196, 2006.

[7] Tae-Jin Kim, Dae-Wook Kang, Yo-Han Lee and Dong-Seok Hyun, "The analysis of conduction and switching losses in multilevel inverter system", PESC. 2001 IEEE Vol. 3, pp 1363-1368, 2001.

[8] D.A.B. Zambra, C. Rech, J.R. Pinheiro,"Comparison of Neutral-Point- Clamped,Symmetrical, and Hybrid AsymmetricalMultilevel Inverters", IEEE Trans. Ind.

Electron., Vol. 57, no. 7, pp2297-2306, July 2010.

[9] M. Calais, "Analysis of multicarrier PWM methods for a single-phase five level inverter", PESC. 2001 IEEE, Vol. 3, pp. 1351-1356, 2001.

[10] B.P. McGrath, "Multicarrier PWM strategies for multilevel inverters", IEEE Trans. Ind. Electron., Vol. 49, no. 4, pp. 858-867, 2002.

[11] G. Carrara, S. Gardella, M. Marchesoni,
R. Salutari, and G. Sciutto, "A new multilevel PWM method: A theoretical analysis", IEEE Trans. Power Electron., vol.
7, no. 3, pp. 497-505, July 1992.

AUTHOR'S PROFILE:



PG Scholar, Department of EEE, TKR College of Engineering and Technology, Completed Her B-tech From Vijay Rural Engineering College in 2014.



p-ISSN: 2348-6848 e-ISSN: 2348-795X Volume 03 Issue 17 November 2016



Mohandas.

Audirala, Present He is Working as Associate Professor in the Department of EEE in TKR College of Engineering and Technology, Hyderabad. He received B.E degree in EEE from A.U. Vishakhapatnam in 2005.He received M.Tech degree in power Electronics & Drivers from NIT Warangal in 2008.He is Currently pursuing PhD from JNTU Hyderabad. His research interests accumulate in the area of power Electronics, Drivers, Multilevel inverters DC-DC Converters, AC-DC Converters and Renewable energy sources and Electrical Machines.