



A CMOS Based Balanced Differential Amplifier with MOS Loads

Jayanti Kumawat^{#1}, Poonam Pathak^{*2}

[#]Electronics & Communication, R.G.P.V Bhopal

L.K.C.T. Indore M.P. India

¹kumawat_4891@yahoo.co.in

²poonam484290@gmail.com

Abstract— The Balanced Differential Amplifiers play a most important role as basic building block in instrumentation amplifier circuit. One of the characteristic of a differential amplifier, the common mode rejection ratio (CMRR) is most important. The active load used for balanced differential amplifier is going to affect differential gain, thus CMRR of the circuit. The active load used can be a diode connected load or current source load. Though the differential gain is limited by nonlinearity of MOSFET, optimum differential gain can be obtained by combination of both active loads.

Keywords—CMOS, PMOSFET, NMOSFET, BALANCED DIFFERENTIAL AMPLIFIER (BDA), COMMON MODE REJECTION RATIO (CMRR), DIODE-CONNECTED LOAD, CURRENT SOURCE LOAD, SLEW RATE, GAIN, TANNER TOOL.

I. INTRODUCTION

The Balanced Differential Amplifier has been a versatile building block in analog circuits like instrumentation amplifier [5]. The instrumentation amplifier has been used in several applications as a signal conditioning circuit. However in order to use it in biomedical applications, it is required to amplify small high frequency differential signal in presence of strong common mode noise. It is needed to built instrumentation amplifier with improved CMRR and bandwidth together [2].

This paper presented the design and implementation of balanced differential amplifier with active loads: diode connected, current-source and combination of both. It implied that with combination of both loads optimum differential gain can be obtained. The current in source circuitry is taken to be current mirror source to provide biasing current 60μA [1].

A. Balanced differential amplifier with diode-connected load.

In BDA the differential gain depends directly on load resistance connected. To achieve higher differential gain load resistance needed to be increase. In CMOS technologies, it is difficult to fabricate resistors with reasonable physical size. It is desirable to replace load with a MOSFET. A MOSFET with gate and drain shorted becomes a diode and offers a small signal resistance. This configuration behaves like a two-terminal

resistor. As gate and drain is shorted the transistor is always in saturation. The impedance offered by diode can be obtained by replacing MOSFET by its small signal equivalent circuit. The impedance of diode becomes $(1/g_m) || r_d \approx 1/g_m$. Where g_m is a trans-conductance and r_d is output resistance of MOSFET. If body effect is considered additional trans-conductance, g_{mb} gets added to g_m .

The transconductance g_m is directly proportional to aspect ratio of MOSFET (W/L). As aspect ratio is reduced, g_m gets reduced with increase in gain of MOSFET amplifier at the cost of reduced drain current and output swing. The small signal differential gain of BDA as shown in Fig. 1 has been derived using the half circuit concept. Here in differential mode it was assumed that sources of M1 and M2

were at virtual ground (AC ground). The differential gain comes out to be [6]

In the circuit of Fig. 1, the diode connected loads consume the biasing voltage which creates trade off between gain, output voltage swing and input common mode voltage range.




Figure 1. Balanced differential amplifier with diode-connected load

B. Balanced differential amplifier with current-source load.




Figure 2. Balanced differential amplifier with current-source load

The drawbacks of diode connected load can be minimized by replacing it with current source load [3], [4]. Here PMOS devices M3 and M4 operate in saturation and provide constant current to M1 and M2. The saturation of M3 and M4 is assure by resistors R2 and R3. Now the total impedance seen at output node is r_{d1} parallel r_{d3} , and using half circuit concept the differential voltage gain becomes

$$A_v = -g_m (r_{d1} \parallel r_{d3})$$

The advantage here is that the output impedance and biasing voltage of M3 are less strongly coupled as compared to resistive load. The biasing voltage of M3 can be reduced b increasing width (W). The r_{d3} can be increase by increasing W and L of M3 but at the cost of large capacitance introduced, thus reducing bandwidth.

C. Balanced differential amplifier with combination of diode-connected and current source load.

The difficulties with the above circuits can be alleviated by supplying considerable part (80%) of bias current of M1 and M2 by current sources and remaining (20%) by diode connected load. The idea here is to lower the g_m of diode connected load devices by reducing their current instead of their aspect ratio. If M7 and M8 carry 80% of drain current of M1 and M2 the current through M3 and M4 is reduced by 5 times. For given biasing conditions, this reduces transconductance of M3 and M4 by 5 times. The

differential gain now becomes approximately 5 times greater than with only diode connected load. The resistors R2 and R3 would be replaced by MOSFETs or in some of the circuits the current handled by current sources is dependent on bias voltage [7][8].

The frequency response of differential amplifier will depend on length of channel (L) selected. If lower L is selected MOS capacitances will have lower value thus increasing the bandwidth. The reduction in L is also going to limit current handling capability of MOSFETs. Thus selection of L will be tradeoff between bandwidth and current handling capability that is output power.




Figure 3. Balanced differential amplifier with combination of diodeconnected and current-source load

The proposed circuits were simulated using EDA tool Tanner V14.1 with 0.25μ CMOS technology. The simulated results agree with theory discussed as above. The MOSFETs were selected with different dimensions and results

were simulated. One of the combination of suitable dimensions of load MOSFETs is presented here. The supply voltage selected was 2.5V with 60μ A bias

current, thus total quiescent power consumption was 3mW.

TABLE I. SIMULATED RESULTS

parameter	Simulated Result		
	Figure 1	Figure	Figure 3
A_D	7.15	3.05	2.3
A_C	0.067	0.055	0.06
CMRR	40.56 dB	34.87 dB	51.67 dB

CONCLUSIONS

The differential gain of combined load balanced differential amplifier gets increased. The differential voltage gain BDA with combined load came out to be less than 5 times the gain as that of diode connected load, that was due to channel length modulation which becomes significant for short channel MOSFETs. The experimental results verifying the operation of the proposed circuits are provided.

REFERENCES

- [1] A S Sedra and K C Smith "Microelectronic circuits theory and applications" Oxford University press, 7th edition 2010, pp. 565-689
- [2] Apisak Worapishet, Andreas Demosthenous, and Xiao Liu, "A CMOS Instrumentation Amplifier With 90-dB CMRR at 2-MHz Using Capacitive Neutralization: Analysis, Design Considerations, and Implementation", IEEE transactions on

circuits and systems—i: regular papers, vol. 58, no. 4, april 2011

- [3] F. Corsi and C. Marzocca, "An approach to the Analysis of the CMOS Differential Stage with Active Load and Single-Ended output", IEEE Trans edu., vol. 46, pp. 325-328, Aug 2003.
- [4] Z. Butkovic and A. Szabo, "Analysis of the CMOS Differential Amplifier with Active Load and Single-Ended Output", IEEE MELECON, pp. 417-420., May 2004.
- [5] Hussain Alzaherand Mohammed Ismail, "A CMOS Fully Balanced Differential Difference Amplifier and its Applications", IEEE Transaction on circuits and system, Vol. 48, No. 6, June 2001
- [6] B Razavi, "Design of analog CMOS Integrated Circuits", Tata Megraw Hill, 2002 edition, pp. 53-59, 124-126.
- [7] Xuguang Zhang, "A Novel CMOS OTA Based on Body- Driven MOSFETs and its Applications in OTA-C Filters", IEEE Transaction on circuits and system, Vol. 54, No. 6, June 2007.
- [8] Soliman A. Mahmoud, " The Differential Difference Operational Floating amplifier: a New Block for Analog



Signal Processing in MOS Technology”, IEEE Transaction on circuits and system, Vol. 45, No. 1, January 1998. 94

[9] Schlogl, F.; Dietrich, H.; Zimmermann, H. “High-gain high- speed operational amplifier in digital 120nm CMOS”, IEEE Conference 2004, Pages: 316 – 319.

[10] Sarbishaei, H.; Kahookar Toosi, T.; Zhian Tabasy, E.; Lotfi, R. “A high-gain high- speed low-power class AB operational amplifier”, IEEE Conference 2005, Pages: 271- 274 Vol. 1

[11] hiyuan Li; Jianguo Ma; Mingyan Yu; Yizheng Ye “Low noise operational amplifier design with current driving bulk in 0.25 μ m CMOS technology”, IEEE Conference 2005 , Pages: 630 - 634

[12] Vincence, V.C.; Galup-Montoro, C.; Schneider, M.C., “Low-voltage class AB operational amplifier”, IEEE Conference 2001, Page(s): 207 – 211.

[13] Rajput, S.S.; Jamuar, S.S., “Low voltage, low power, high performance current mirror for portable analogue and mixed mode applications”, IET Journal 2001, Page(s): 273 – 278.