



# Design of Parallel Prefix Adders Using Reversible Logic Gates

**Pedapudi Uma Kumari.**

kumariuma90@gmail.com

*Student\*, Department of ECE,*

*Amrita sai institute of science and technology, Paritala, Krishna dt, Andrapradesh, India*

**G Siva Kumar M.Tech**

sivakumar899@gmail.com

*Asst. professor, Department of ECE,*

*Amrita sai institute of science and technology, Paritala, Krishna dt, Andrapradesh, India*

**Abstract:** The focus of this paper is the actual implementation of parallel prefix adders and verifies the functionality of the adder for arithmetic and logical operations used in processors and for D.S.P applications. The parallel prefix adders we mainly have are Parallel prefix adders (PPA) have the better delay performance. This paper investigates four types of PPA's (Kogge Stone Adder (KSA), Spanning Tree Adder (STA), BrentKung Adder (BKA) and Sparse Kogge Stone Adder (SKA)). Of all these adders we mainly focus on hybrid parallel prefix based components block instead of full adder circuits reversible gates are used such that high power consumption problems can be reduced.

**Keywords:** parallel prefix adders, reversible logic gates, peres gate, h.n.g gate, power, residue number system, Reverse converter.

## I INTRODUCTION

In the world of battery-based and portable devices, the residue number system (RNS) can play a significant role due to its low-power features and competitive delay. The RNS can provide carry-free and fully parallel arithmetic operations [1], [2] for several applications, including digital signal processing and cryptography [3]–[6]. However, its real usage requires forward and reverse converters to


be integrated in the existing digital systems. The reverse conversion, i.e., residue to binary conversion, is a hard and time-consuming operation [7]. Hence, the problem of designing high-performance reverse converters has motivated continuous research using two main approaches to improve the performance of the converters: 1) investigate new algorithms and novel arithmetic formulations to achieve simplified conversion formulas and 2) introduce new moduli sets, which can lead to more simple formulations. Thereafter, given the final simplified conversion equations, they are computed using well-known adder architectures, such as carry-save adders (CSAs) and ripple and ripple-carry architectures, to implement carry-propagate adders (CPAs) and, more seldomly, fast and expensive adders such as the ones with carry-look ahead or parallel-prefix architectures.

The binary addition is the basic arithmetic operation in digital circuits and it became essential in most of the digital systems including Arithmetic and Logic Unit (ALU), microprocessors and Digital Signal Processing (DSP). At present, the research continues on increasing the adder's delay performance. In many practical applications like mobile and telecommunications, the Speed and power performance improved in FPGAs is better than microprocessor and DSP's based solutions. Additionally, power is also an important aspect

in growing trend of mobile electronics, which makes large-scale use of DSP functions. Because of the Programmability, structure of configurable logic blocks (CLB) and programming interconnects in FPGAs, Parallel prefix adders have better performance. The delays of the adders are discussed delay, power and area for the designed adders are presented and compared.


## II. BACK GROUND

The Chinese remainder theorem, or other related improved approaches and techniques [7] underlie the RNS reverse conversion, whose formulation can be directly mapped to ripple-carry adders (RCA). However, this leads to significant speed degradation, due to the linear increase of the delay in the RCA with the number of bits. Parallel-prefix adders can be used in the RNS reverse converters to bind the delay to logarithmic growth. However, in reverse converters, several parallel-prefix adders are usually required. Even when only one adder is used, the bit length of this adder is quite large. Consequently, this results in high power consumption notwithstanding its high speed. Therefore, in this section, two approaches that take advantage of the delay properties of the parallel prefix adders with competitive power consumption are introduced. Usually, one regular binary addition is required in reverse converter structures to achieve the final binary representation. This final addition has an important effect in the total delay of the converter due to.



**FIGURE 1: HRPX structure with BK prefix network:**

The main reason for the high power consumption and area overhead of these adders is the recursive effect of generating and Fig. 2. Modified excess-one unit. Fig. 3. HMPE structure. propagating signals at each prefix level. An optimized approach is proposed in [21], which uses an extra prefix level to add the output carry. However, this method suffers from high fan-out, which can make it usable only for small width operands. However, we could address this problem by eliminating the additional prefix level and using a modified excess-one unit instead. In contrast to the BEC, this modified unit is able to perform a conditional increment based on control signals as shown in Fig. 2, and the resulted hybrid modular parallel-prefix excess-one (HMPE) adder is depicted in Fig. 3. The HMPE consists of two parts: 1) a regular prefix adder and 2) a modified excess-one unit. First, two operands are added using the prefix adder, and the result is conditionally incremented afterward based on control signals generated by the prefix section so as to assure the single zero representation. Summarizing, the HMPE is highly flexible, since it can be used with every prefix networks.



**FIGURE 2: MODIFIED excess one unit**

Hence, the circuit performance metrics such as area, delay, and power-consumption can be adjusted by selecting the desired prefix structure. On the other hand, the HRPX avoids the usage of a large size parallel-prefix

adder with high power consumption, and also does not have the penalty of using the long carry-propagation chain of a RCA.

PPA's basically consists of 3 stages

- Pre computation
- Prefix stage
- Final computation




FIGURE 3:HMPE structure

### III. REVERSIBLE LOGIC GATES:

High-performance chips releasing large amounts of heat impose practical limitation on how far can we improve the performance of the system. Reversible circuits that conserve information, by un computing bits instead of throwing them away, will soon offer the only physically possible way to keep improving performance. Reversible computing will also lead to improvement in energy efficiency. Energy efficiency will fundamentally affect the speed of circuits such as nanocircuits and

therefore the speed of most computing applications. To increase the portability of devices again reversible computing is required. It will let circuit element sizes to reduce to atomic size limits and hence devices will become more portable. Although the hardware design costs incurred in near future may be high but the power cost and performance being more dominant than logic hardware cost in today's computing era, the need of reversible computing cannot be ignored.

#### A. Reversible Function:

The multiple output Boolean function  $F(x_1; x_2; \dots; x_n)$  of  $n$  Boolean variables is called reversible if:

- The number of outputs is equal to the number of inputs;
- Any output pattern has a unique pre-image.

In other words, reversible functions are those that perform permutations of the set of input vectors

#### B. Reversible logic gate:

Reversible Gates are circuits in which number of outputs is equal to the number of inputs and there is a one to one correspondence between the vector of inputs and outputs. It not only helps us to determine the outputs from the inputs but also helps us to uniquely recover the inputs from the outputs.

#### C. Ancilla inputs/ Constant inputs :

This refers to the number of inputs that are to be maintain constant at either 0 or 1 in order to synthesize the given logical function.

#### D. Garbage outputs:

Additional inputs or outputs can be added so as to make the number of inputs and outputs equal whenever necessary. This also refers to the number of outputs which are not used in the synthesis of a given function. In certain cases these become mandatory to achieve reversibility. Garbage is the number of outputs added to make

an  $n$ -input  $k$ -output function ( $(n; k)$  function) reversible.

We use the words —constant inputs to denote the present value inputs that were added to an  $(n; k)$  function to make it reversible. The following simple formula shows the relation between the number of garbage outputs and constant inputs.

$$\text{Input} + \text{constant input} = \text{output} + \text{garbage}.$$

#### E. Quantum cost:

Quantum cost refers to the cost of the circuit in terms of the cost of a primitive gate. It is calculated knowing the number of primitive reversible logic gates ( $1 \times 1$  or  $2 \times 2$ ) required to realize the circuit. The quantum cost of a circuit is the minimum number of  $2 \times 2$  unitary gates to represent the circuit keeping the output unchanged. The quantum cost of a  $1 \times 1$  gate is 0 and that of any  $2 \times 2$  gate is the same, which is 1.

#### F. Flexibility :

Flexibility refers to the universality of a reversible logic gate in realizing more functions.

#### G. Gate Level :

This refers to the number of levels in the circuit which are required to realize the given logic functions.

#### H. Hardware Complexity :

This refers to the total number of logic operation in a circuit. Means the total number of AND, OR and EXOR operation in a circuit

The following are the important design constraints for reversible logic circuits.

- Reversible logic gates do not allow fan-outs.
- Reversible logic circuits should have minimum quantum cost.
- The design can be optimized so as to produce minimum number of garbage outputs.

- The reversible logic circuits must use minimum number of constant inputs.
- The reversible logic circuits must use a minimum logic depth or gate levels

Goals of reversible logic:

- 1. Minimize the garbage outputs
- 2. Minimize the constant inputs
- 3. Minimize the total number of gates
- 4. Minimize the quantum cost

In the final stage computation instead of using full adders in the circuit we can use HNG gate. by using that slightly area gets increases but delay and power gets decreases.

#### HNG gate Architecture:

The reversible HNG gate can work singly as a reversible full adder. If the input vector  $IV = (A, B, Cin, 0)$ , then the output vector becomes  $OV = (P=A, Q=Cin, R=Sum, S=Cout)$ .




FIGURE 4:HNG gate:

The most prominent application of reversible logic lies in quantum computers. A quantum computer will be viewed as a quantum network (or a family of quantum networks) composed of quantum logic gates; It has applications in various research areas such as Low Power CMOS design, quantum computing, nanotechnology and DNA computing.

Quantum networks composed of quantum logic gates; each gate performing an elementary unitary operation on one, two or more two-state quantum systems called qubits. Each qubit represents an elementary unit of information; corresponding to the classical bit values 0 and 1. Any unitary operation is reversible and hence quantum networks effecting elementary arithmetic operations such as addition, multiplication and exponentiation cannot be directly deduced from their classical Boolean counterparts (classical logic gates such as AND or OR are clearly irreversible). Thus, quantum arithmetic must be built from reversible logical components. Reversible computation in a system can be performed only when the system comprises of reversible gates.

A circuit/gate is said to be reversible if the input vector can be uniquely recovered from the output vector and there is a one-to-one correspondence between its input and output assignments.

An  $N \times N$  reversible gate can be represented as


$$I_v = (I_1, I_2, I_3, I_4, \dots, I_N)$$

$$O_v = (O_1, O_2, O_3, \dots, O_N)$$


Where  $I_v$  and  $O_v$  represent the input and output vectors respectively.

In quantum computing, by considering the need of reversible gates, a literature survey has been done and the mostly available reversible logic gates are presented in this paper.

## 1V PROPOSED CIRCUIT DIAGRAM:



## V Results:



## AREA CALCULATION:

Device utilization summary:

Selected Device : 3s100evq100-5

Number of Slices:	33 out of 960	3%
Number of 4 input LUTs:	58 out of 1920	3%
Number of IOs:	50	
Number of bonded IOBs:	50 out of 66	75%

## AREA CALCULATION :

Name of the Adder	No. of Slices	No. of LUT's	No. of IO's	No. of IOB's	Delay(ns)
Brent Kung Adder	19	35	50	50	15.436
Reversible Brent Kung Adder	19	35	50	50	16.252

#### DELAY CALCULATIONS:

Name of the Adder	Area	Delay(pico seconds)	Power(nW)
Brent Kung Adder	786272	2617	31611171.994
Reversible Brent Kung Adder	786175	2567	31609616.964

#### POWER CALCULATION:

#### VI APPLICATION:

When multiple routers are used in interconnected networks, the routers exchange information about destination addresses, using a dynamic routing protocol. Each router builds up a table listing the preferred routes between any two systems on the interconnected networks. A router has interfaces for different physical types of network connections, (such as copper cables, fiber optic, or wireless transmission). It also contains firmware for different networking protocol standards.

#### VIII CONCLUSION:

A simple approach is proposed in this paper to reduce the delay and power of Parallel Prefix Adders. The delay of 16-bit Reversible Kogge Stone Adder is less when compared to all other adders and the power of Reversible Brent Kung Adder is less compared to all other adders.

Thus Reversible kogge stone adder is used for high speed applications and Reversible brent kung adder is used for low power applications.

#### REFERENCES

1. Sudheer Kumar Yezerla, B Rajendra Naik, "Design and Estimation of delay, power and area for Parallel prefix adders" 978-1-4799-2291-8/14/\$31.00 ©2014 IEEE, Proceedings of 2014 RA ECS UIET Panjab University Chandigarh, 06 - 08 March, 2014
2. David H.K.Hoe, Chris Martinez and Sri Jyothsna Vundavalli, "Design and Characterization of Parallel Prefix Adders using FPGAs", 2011 IEEE 43rd Southeastern Symposium in pp. 168-172, 2011.
3. N. H. E. Weste and D. Harris, CMOS VLSI Design, 4th edition, Pearson-Addison Wesley, 2011.
4. R. P. Brent and H. T. Kung, "A regular layout for parallel adders," IEEE Trans. Comput., vol. C-31, pp. 260-264, 1982.
5. D. Harris, "A Taxonomy of Parallel Prefix Networks," in Proc. 37<sup>th</sup> Asilomar Conf. Signals Systems and Computers, pp. 2213-7, 2003.
6. P. M. Kogge and H. S. Stone, "A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations," IEEE Trans. On Computers, Vol. C-22, No 8, August 1973.
7. D. Gizopoulos, M. Psarakis, A. Paschalis, and Y. Zorian, "Easily Testable Cellular Carry Lookahead Adders," Journal of Electronic Testing: Theory and Applications 19, 285-298, 2003.
8. T. Lynch and E. E. Swartzlander, "A Spanning Tree Carry Lookahead Adder," IEEE Trans. on Computers, vol. 41, no. 8, pp. 931-939, Aug.
9. Beaumont-Smith, A, Cheng-Chew Lim, "Parallel prefix adder design", Computer Arithmetic, 2001. Proceedings. 15th IEEE Symposium, pp. 218 - 225, 2001. M. Young, The Technical Writer's Handbook. Mill Valley, CA: University Science, 1989
10. K. Vitoroulis and A. J. Al-Khalili,



- “Performance of Parallel Prefix Adders Implemented with FPGA technology,” IEEE Northeast Workshop on Circuits and Systems, pp. 498-501, Aug. 2007. 172.
11. S. Xing and W. W. H. Yu, “FPGA Adders: Performance Evaluation and Optimal Design,” IEEE Design & Test of Computers, vol. 15, no. 1, pp. 24-29, Jan. 1998
  12. Raghava Garipelly, P. Madhu Kiran, A. Santhosh Kumar, “A Review on Reversible Logic Gates and their Implementation”, ISSN 2250-2459, ISO 9001:2008 Certified Journal, Volume 3, Issue 3, March 2013
  13. Prashant .R. Yelekar, Sujata S. Chiwande, “Introduction to Reversible Logic Gates & its Application”, 2nd National Conference on Information and Communication Technology (NCICT) 2011 Proceedings published in International Journal of Computer Applications® (IJCA)
  14. Manjeet Singh Sankhwar, Rajesh Khatri, “Design of High Speed Low Power Reversible Logic Adder Using HNG Gate”, Int. Journal of Engineering Research and Applications, ISSN : 2248-9622, Vol. 4, Issue 1( Version 2), January 2014, pp.152-159
  15. Madhusmita Mahapatro, Sisira Kanta Panda, Jagannath Satpathy, Meraj Saheel, “Design of Arithmetic Circuits Using Reversible Logic Gates and Power Dissipation Calculation”, 978-1-4244-8979-4 © 2010 IEEE, [Electronic System Design \(ISED\), 2010 International Symposium](#)
  16. Zhijin Guan, Wenjuan Li, Weiping Ding, Yueqin Hang, “An Arithmetic Logic Unit Design Based on Reversible Logic Gates”, 978-1-4577-0253-2/11/\$26.00 © 2011 IEEE
  17. J.W. [Bruce](#), M.A. [Thornton](#), L. [Shivakumaraiah](#), P.S. [Kokate](#), X. Li, “Efficient adder circuits based on a conservative reversible logic gate”, Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI.02), 0-7695-1486-3/02 \$17.00 © 2002 IEEE
  18. D.P. Vasudevan, P.K. Lala and J.P. Parkerson, “CMOS Realization of Online Testable Reversible Logic Gates”, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, New Frontiers in VLSI Design, 0-7695-2365-X/05 \$20.00 © 2005 IEEE
  19. Zhijin Guan, Wenjuan Li, Weiping Ding, Yueqin Hang, “An Arithmetic Logic Unit Design Based on Reversible Logic Gates”, 978-1-4577-0253-2/11/\$26.00 © 2011 IEEE
  20. Lekshmi Viswanath, Ponni.M,” Design and Analysis of 16 Bit Reversible ALU”, IOSR Journal of Computer Engineering (IOSRJCE) ISSN : 2278-0661 Volume 1, Issue 1 (May-June 2012), PP 46-53
  21. R. Landauer, “Irreversibility and Heat Generation in the Computational Process”, IBM Journal of Research and Development, 5, pp. 183- 191, 1961.
  22. C H Bennett, "Notes on the History of Reversible Computation", IBM Journal of Research and Development, vol. 32, pp. 16-23, 1998.
- Cadence, “Encounter user guide,” Version 6.2.4, March 2008