

High-Performance Monitor for a Network Processor

^[1]Jarabhala Venkateswaramma

MTech (CSE)

venky.cse2015@gmail.com

GUDLAVALLERU ENGINEERING COLLEGE, Kakinada

^[2]M.N.SATISH KUMAR MTech

ASSISTANT PROFESSOR

maganti.nagasatishkumar@gmail.com

GUDLAVALLERU ENGINEERING COLLEGE, Kakinada

ABSTRACT

As the Internet becomes integrated into nearly all aspects of everyday life. its reliability grows in importance. This vital communication resource, which has become an inviting target for attackers, must be protected with the same vigor as the end-systems it interconnects. Recent trends in network router architecture towards programmability and have flexibility increased the susceptibility of communication hardware to software attacks which

modify intended data processing and forwarding functions. Contemporary typically feature network routers processors, whose protocol processing functions are determined via software. Prior work has shown that these software-based general-purpose processing systems can be attacked with data packets sent through the Internet. As a defense mechanism, the correct functionality of a network processor can be verified by a hardware monitor that observes processor operation and compares it



International Journal of Research Availableat https://edupediapublications.org/journals

to expected behavior. In the event of an attack, the monitor can interrupt the network processor, suppress malicious behavior, and reset the processor to a usable state for processing of subsequent traffic. In this work. we present several significant advances in hardware monitoring for network processors. A low-overhead monitor architecture that evaluates network correct processor operation in real-time on an instruction-by-instruction basis is described and tested. The monitor is shown to effectively prevent stack smashing attacks on processors that use Harvard architecture, a widely used network processor configuration. Through experimentation, we show that our approach to hardware monitoring does not affect data plane packet throughput. In the event of an attack, malicious packets are dropped while packets of regular network traffic proceed through the network unaffected A full evaluation of monitor architectural parameters is provided to create an optimized monitor design.

INTRODUCTION

OVER the past 40 years, the Internet has grown from a modest research network to a critical communication resource used by billions of people across the world. Indeed, the reliable operation of this resource has become as critical to commerce, personal interaction, and government activities as traditional utilities, such as the power grid. With the continuing growth of the Internet, there are ongoing technical challenges to meet emerging needs for networking functionality, throughput performance, reliability, and security. To address these challenges, it is necessary to improve the security of networks, including the router devices that constitute the core of the network, with limited compromise in other networking goals. To address this need, we have developed techniques



p-ISSN: 2348-6848 e-ISSN: 2348-795X Volume 03 Issue 18 December 2016

to secure the processing of packets in the data plane of network routers. In contemporary routers. network processors (NPs) are frequently used to perform packet processing. These embedded processors (Fig. 1) typically contain multiple simple RISC-based processing cores that can efficiently manipulate data packets but are potentially vulnerable to attacks initiated by data packets. The functionality of these programmable processors can easily be updated via software updates to provide a broad of router functionality. range However, this programmability leads to a significant drawback; the security of the router is only as strong as the software that programs it. Recently, it that has been shown network successfully be processors can attacked to generate denial-of-service attacks [1]. Using strategically crafted data packets, these attacks exploit weaknesses in the packet processing software of the network processor.

Specifically, it is demonstrated that a malicious packet can exploit errors in packet size boundary checking software to overwrite a network processor's stack. This stack smashing attack can then be used to modify the return address of the NP program, forcing control flow jumps to user-supplied code or to library functions already present in the system that can be used in unintended and malicious ways. An important point to note is that this type of attack vector is entirely in the data plane of the network. That is, the attacker does not hack into the control interface of the router, but merely transmits a malformed data packet. Thus, these "in-network" attacks cannot easily be defended against with conventional security mechanisms. Instead, our high-performance hardware new monitoring approach is able to quickly identify this type of attack, drop the offending packet, and reset the router to continue processing



p-ISSN: 2348-6848 e-ISSN: 2348-795X Volume 03 Issue 18 December 2016

normal traffic. Previous efforts have shown that specialized digital hardware can be used to monitor network processor operation and identify deviations from expected behavior [1], [2], [3]. This hardware typically examines the sequence of executed instructions by a processor core to determine if expected program sequencing is exhibited. Deviations from the expected instruction flow indicate that an attack is in progress and the monitor generates control signals to initiate processor core recovery. For most processor cores, hardware-based monitors, rather than software-based detection approaches, are needed since monitors operate at hardware speeds external to the core, avoiding packet processing thus slowdowns. As networking speeds for the need increase, rapid identification of attacks using a minimum additional amount of monitoring hardware is apparent. In particular, these mechanisms must be

tuned to the processor configurations commonly exhibited most by contemporary NPs. The research described in this manuscript addresses several important monitoring issues for network processors that must be considered to keep NPs safe from For packet-based attacks. comprehensive protection, every instruction executed by the NP should be validated in real-time, necessitating high-performance monitoring а solution. In general, the tracking of instructions is easily modeled as a finite state machine with a finite number of known paths. Although a non-deterministic finite automaton (NFA) can be used to model instruction sequencing for hardware monitoring [1], [2], this approach can require numerous memory lookups to differentiate multiple parallel states, limiting performance. Alternatively, monitoring can be more quickly performed by tracking coarse basic blocks instead of instructions [3],



although this approach can exhibit a lag between when an attack starts execution and when it is identified. Our new approach, based on a deterministic finite automaton (DFA), provides an advance over both of these previous techniques. It has been shown previously that network processors with combined data and instruction memory (von Neumann architecture) are susceptible to attacks that write executable code to the [1]. However. processor stack contemporary network processors generally use separated instruction and data memories (Harvard architecture) for increased code security and performance. These architectures make it impossible to execute code from a stack located in data memory, drawing into question whether data plane attacks are feasible in these types of architectures. In this work, we show that data plane attacks on Harvard architecture NPs are feasible and a new instruction-level

hardware monitoring system can be used to defeat them. The specific contributions of our paper are:

1) Design of a high-performance hardware monitoring system for NPs. Our monitor design can perform instruction verification with a single memory read per instruction and thus can operate at speeds suffi- cient to maintain line rate networking data transfer.

2) Algorithm for construction of a deterministic monitoring graph. We present a method to convert the monitoring graph of NP instructions, which initially is nondeterministic due control-flow changes to (e.g. deterministic branches), into а automaton. The representation of the DFA is compacted to allow for a highly efficient implementation in the hardware monitor. 3) Demonstration of an attack on and defense of a Harvard architecture network processor. We demonstrate an in-



International Journal of Research Availableat <u>https://edupediapublications.org/journals</u>

network attack through the data plane of the network that exploits an integer overflow vulnerability to smash the processor stack and launch a returnto-library attack. This attack propagates the attack packet and crashes the processor system. We also show that our hardware monitor is effective in defending against this attack and allowing for continued NPbased router operation after attack identi- fication and recovery.

4) A full evaluation of architectural parameters needed to build a hardware-based monitor for a broad collection of nine network processing benchmarks.





- network processor and monitoring system
- □ hardware monitor system

MODULES DESCRIPTION:

I Network Setup:

The simple test topology that was used to verify the performance of our monitoring system is shown in Fig.. For hardware experiments, packets were generated and transmitted to the DE4 with the network processor and the monitor at a 1 Gbps line rate by a separate DE4 card serving as a packet generator. This same card was used to receive the processed packets from the card with the NP. The packet generator tool allows for customizing the size and the throughput rate for the test packets.



hardware monitor system architecture:

In a Harvard architecture, the code and data are placed in separate physical address spaces. Separate buses provide instruction and data access, with each potentially having different word widths, timing and memory address structures. The instructions are usually stored in read-only memory while data is stored in read-write memory. Since а program counter cannot point to addresses in the data memory, code injection attacks are difficult to perform in a Harvard memory architecture. Even if an attacker successfully writes a malicious code in the stack, it will not be



International Journal of Research Availableat https://edupediapublications.org/journals

p-ISSN: 2348-6848 e-ISSN: 2348-795X Volume 03 Issue 18 December 2016

executed. Even though general memory error techniques (integer overflow, heap overflow etc.) cannot be used to generate code injection attacks. Francillon and demonstrated Castelluccia [17] that code injection attacks are still feasible on a Harvard architecture processor using a return-oriented programming technique. Here, an attacker takes control of return instructions in the stack to chain attack code from an existing library function. Since the code is already present in executable memory, the attack will not be prevented from running. In this section, we describe how such an attack can be constructed for the networking environment and how our monitor can detect it. Fig. 9 shows portions of congestion management protocol (CM) and an IPV4 forwarding packet application used to build an attack on the network processor system.

The congestion management protocol inserts a custom protocol header in the packet header space between the IP header and the UDP header. During this operation, the code needs to make sure the new packet size does not exceed the maximum datagram length (the boxed instruction in the CM code).

Network Processor and Monitoring System

The model of an NP system, including a monitor, is shown in System operation Fig. 4. is coordinated by a control processor that forwards incoming packets to the NP. Offchip external memory provides bulk storage for the packets and programs used by the NP. The NP, control processor, monitor, and system interface ports are interconnected using an onchip communications infrastructure. The same control



International Journal of Research Availableat <u>https://edupediapublications.org/journals</u>

p-ISSN: 2348-6848 e-ISSN: 2348-795X Volume 03 Issue 18 December 2016

processor used for the assignment of programs and packets to the NP is used for the loading of monitoring graphs the into monitor. Monitoring graphs for all applications executed by the NP are stored on-chip in a centralized monitor memory. For some network processor systems this storage could be implemented in non-volatile storage (e.g. Alternatively, EEPROM). the storage could be implemented in DRAM with monitoring graphs downloaded to the system each time power is applied. Encryption is used to cipher monitoring graph information when it is input into the system using the external interface port. A standard AES core is used to decipher the monitoring graphs and place them in centralized monitor memory.

□ hardware monitor system:

The system-level architecture of the network processor system with security monitor is shown in Fig. 2. The network processor shown on the left of the figure is based on conventional Harvard a architecture with separate data memory for network packets and processing state and instruction memory for packet processing code. For simplicity, only a single processor core is shown; the system can easily be extended for multiple processor cores. The processing monitor on the right side of the figure verifies the of the operation processor instruction-by-instruction. For every instruction that is executed on the processor core, a hash value of the executed operation is the monitor. The reported to monitor uses the comparison logic to compare the reported hash value to the information that is stored in the monitoring The graph.



International Journal of Research Availableat <u>https://edupediapublications.org/journals</u>

p-ISSN: 2348-6848 e-ISSN: 2348-795X Volume 03 Issue 18 December 2016

monitoring graph is derived by offline analysis of the packet processing code binary.

attack Any on the system necessarily needs to change the operation of the processor core (otherwise the attack is not effective). This deviation leads to the processor reporting hash values that do not match with the monitoring graph. The comparison logic can detect this deviation and reset the processor in response. In networking, such a reset and

Router

recovery operation is very simple: The current packet is dropped (i.e., the packet buffer is cleared), the processing state is reset (i.e., the stack is reset), and processing continues with the next packet. Since most packet processing operations are not statefull and there is no guarantee that packets are reliably delivered, no further recovery actions are necessary.

SCREEN SHOTS



Available at https://edupediapublications.org/journals

p-ISSN: 2348-6848 e-ISSN: 2348-795X Volume 03 Issue 18 December 2016

twork File :		Attack arriv	al Requeste	d Users:	
Now.mpg how.mpg humbs.db		Node Name	Port	Band Width	Req.Pile
le Received Nodes:		Packet Ser	vice :		
Node034_show.mpg Node337_show.mpg Node337_show.mpg Node337_Thumbs.db Node343_cubes.mpg Node613_show.mpg Node635_show.mpg Node641_cubes.mpg Node635_show.mpg Node931_cubes.mpg Thumbs.db	number of packets in the buffer				





Available at https://edupediapublications.org/journals

p-ISSN: 2348-6848 e-ISSN: 2348-795X Volume 03 Issue 18 December 2016





p-ISSN: 2348-6848 e-ISSN: 2348-795X Volume 03 Issue 18 December 2016

User interface in JPerf 2.0.2 on Windows



User interface in JPerf 2.0.2

JPerf 2.0.2 - N	etwork performance mea	surement grap	hical tool							~ ~		
lperf command:	Please enter the host to connect to								Run IPerfi			
Choose iPerf Mode:	Client Server address		Port 5,001 -					Se Kun Ferr				
	Parallel Streams							Stop IPerfi				
	O Server Listen Port Num Connectio	ns 5	001 CI	ent Limit				1	14	-		
Application layer	options	8			В	andwid	th	Tue, 5	May 2009	10:21:		
Enable Compa	tibility Mode		1.0									
Transmit	10 +		0.9									
	🔾 Bytes 🔘 Seconds		0.8									
Output Format	KBits 👻	dth	0.6									
Report Interval	1 second	s pe	0.5									
Testing Mode	🔲 Dual 🛄 Trade	-	0.4									
Representative Fil	test port 5,001		0.2									
Print MSS			0.1									
			-17.5	-15.0	-12.5	-10.0 Tim	-7.5 e	-5.0	-2.5	0.0		
Transport layer of	otions	8		alalalalalalalalala		nananananananan	ananananananana a					
Choose the proto	col to use	Ou	lput									
• ТСР												
🔲 Buffer Length	2 Millytes											
	Size 56 KBytes	-										
Max Segment	Size 1 Knytes	-										
TCP No Delay												
O UDP			Sa	ve Cle	ar now	Clear	Output o	n each iner	f Run			
							a a a p a c a	Contraction of the				



Availableat https://edupediapublications.org/journals

p-ISSN: 2348-6848 e-ISSN: 2348-795X Volume 03 Issue 18 December 2016

The server mode

	JPerf 2.0 - Netwo	ork per	formance meas	urement graj	phical	tool					- 11 3
iperf -s -u -	P 0 -1 1 -p 5001 -f 1	ĸ									
O Client	Server address			Port			H				and I want
	Parallel Streams		1.00							192	0 0
· Server	Listen Port		5,001	Client Limit							
	Num Connection	15	0								
ptions		18			Band	widt	h&Ji	tter	Fri, 1	5 Feb 200	08 12:05:0
tions		8	1,250 \$ 1,000	1						1	$\langle \times \rangle$
ol to use			· 750								
			250 SOU								
	2 H Mitsted	-									
ite i	LTN ATHS		131								
ize	I NIGAL		0 1.0								
	and the second		8 0.5								
			0.8	+++							
			Q			т	me (sec			1	<u> 1</u>
	1 Milletexes		#3: [1041.008	Bits/s[#4: [103	7.00KB	its/s]					
•	41 - AZ1191	-	litter (0.14ms	Inter 10	,15ms)			5			
e	32 Billions	1	Output								
		100	[4] 0.0-10. [3] 9.0-10. [3] 0.0-10.) sec 1 datagrar) sec 118 KBy) sec 1272 KBy	ns rece es 96 es 104	4 Kbits	-of-ord (sec 0)	er 142 ms 138 ms	0/	82 (0%)	
			31 0.0-10.0) sec 1 datagrar	ns recei	ived out	-of-ord	er	0.000.00		
1			[SUM] 9.0-10	0 sec 383 KB	485 31	40 Kbit	siser o.	190 ms	- 07	80 (0%)	
11.	7		1 5 0.0-10) sec 1259 KBy) sec 1 datagrap	es 103	0 Kbits	/sec 0.2	216 ms	0/ 8	376 (0%)	
			ISUM] 0.0-10	0 sec 3798 KB	tes 31	08 Kbit	s/sec	75			
											2
	ipert -s -u - Client Server ptions ions ito use te e e e e e e e e e e e e e e e e e	JPerf 2.0 - Netwo iperf -s -u -P 0 -i I -p 5001 -f 1 C Client Server address Parallel Streams * Server Listen Port Num Connection ptions ions il to use ite 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10	JPerf 2.0 - Network per	JPerf 2.0 - Network performance meas	JPerf 2.0 - Network performance measurement grap	JPerf 2.0 - Network performance measurement graphical iperf -s -u -P 0 -i 1 -p 5001 -f k Client Server address Parallel Streams * Server Listen Port Num Connections ptions * Server Listen Vert Streams * Server Listen Vert Num Connections * Server Listen Vert * Server Ve	JPerf 2.0 - Network performance measurement graphical tool iperf -s -u -P 0 -i I -p 5001 -f k Client Server address Parallel Streams Solutions ptions ptions	JPerf 2.0 - Network performance measurement graphical tool	JPerf 2.0 - Network performance measurement graphical tool perf -s = u -P 0 -i 1 - p 5001 -f k Client Server address Parallel Streams S001 Client Limit Num Connections ptions toms into use i 1,25	JPerf 2.0 - Network performance measurement graphical tool perf -s -u -P 0 -i1 -p 5001 -f k Client Server address Parallel Streams Sol01 Client Limit Num Connections ptions ptions i 23	JPerf 2.0 - Network performance measurement graphical tool



Availableat https://edupediapublications.org/journals

p-ISSN: 2348-6848 e-ISSN: 2348-795X Volume 03 Issue 18 December 2016

CONCLUSION

In this paper, we have described a monitor high-performance for a network processor that requires only a single memory lookup per network processor instruction. This single lookup is maintained memory regardless of the complexity of the NP program using an NFA-to-DFA translation of the monitoring graph. Our monitor, which tracks individual NP instructions, has been verified in hardware using an NP with a Harvard architecture. Our results show that the use of DFA only increases memory size by 5.7 percent, compared to NFA approaches. previous Our implementation of the prototype monitoring systems shows our design is so efficient that even extremely large amounts of attack traffic do not lead to a degradation of throughput performance of the system. We believe that this work presents an important step towards deploying

effective and efficient hardware protection mechanisms for network processors in the Internet. Future includes work optimizing the monitoring memory architecture to consider the caching of frequently used monitoring graphs. Also, the possibility of crafting attacks which include instructions with the same sequence of hash values as legitimate code could be evaluated. Finally, the use of pre-deployment simulation to determine dynamic branch targets for monitoring could be considered.

REFERENCES

[1] D. Chasaki and T. Wolf, "Attacks and defenses in the data plane of networks," IEEE Trans. Dependable Secure Comput., vol. 9, no. 6, pp. 798–810, Nov. 2012. [2] S. Mao and T. Wolf, "Hardware support for secure processing in embedded systems," IEEE Trans. Comput., vol. 59, no. 6, pp. 847–854, Jun. 2010.

[3] D. Arora, S. Ravi, A. Raghunathan, and N. K. Jha, "Secure



embedded processing through hardware-assisted run-time monitoring," in Proc. Des., Autom. Test Eur. Conf. Exhibition, Mar. 2005, pp. 178–183.

[4] The Cisco QuantumFlow
Processor: Cisco's Next Generation
Network Processor, Cisco Systems,
Inc., San Jose, CA, USA, Feb. 2008.

[5] OCTEON Plus CN58XX 4 to 16-Core MIPS64-Based SoCs, Cavium Networks, Mountain View, CA, USA, 2008.

[6] T. Anderson, L. Peterson, S.
Shenker, and J. Turner, "Overcoming the Internet impasse through virtualization," Computer, vol. 38, no.
4, pp. 34–41, Apr. 2005. [7] D. Geer, "Malicious bots threaten network security," Computer, vol. 3F8, no. 1, pp. 18–20, 2005.

[8] D. Moore, C. Shannon, and J. Brown, "Code-Red: A case study on the spread and victims of an Internet worm," in Proc. 2nd ACM SIGCOMM Workshop Internet Meas., Nov. 2002, pp. 273–284.

[9] A. Cui, Y. Song, P. V. Prabhu, and
S. J. Stolfo, "Brave new world:
Pervasive insecurity of embedded
network devices," in Proc. 12th Int.
Symp. Recent Adv. Intrusion
Detection, Sep. 2009, pp. 378–380.

[10] R. G. Ragel and S. Parameswaran, "IMPRES: Integrated monitoring for processor reliability and security," in Proc. 43rd Annu. Conf. Des. Autom., Jul. 2006, pp. 502–505.

[11] J. Zambreno, A. Choudhary, R.
Simha, B. Narahari, and N. Memon,
"SAFE-OPS: An approach to embedded software security," Trans.
Embedded Comput. Sys., vol. 4, no.
1, pp. 189–210, Feb. 2005.

[12] M. Abadi, M. Budiu, U.
Erlingsson, and J. Ligatti, "Controlflow integrity principles, implementations, and applications," in Proc. ACM Conf. Comput. Commun.
Secur., Nov. 2005, pp. 340–353.



[13] G. Gogniat, T. Wolf, W. Burleson, J.-P. Diguet, L. Bossuet, and R. Vaslin, "Reconfigurable hardware for high-security/highperformance embedded systems: The SAFES perspective," IEEE Trans. Very Large Scale Integration Syst., vol. 16, no. 2, pp. 144–155, Feb. 2008.

[14] D. Wagner and D. Dean,"Intrusion detection via static analysis," in Proc. IEEE Symp. Secur.Priv., May 2001, pp. 156–168.

[15] H. Chandrikakutty, D.
Unnikrishnan, R. Tessier, and T.
Wolf, "High-performance hardware monitors to protect network processors from data plane attacks," in Proc. IEEE/ACM Des. Autom.
Conf., Jun. 2013, pp. 1–6.