# Design of Modified 64-Bit Parallel Prefix Technique B-K Adder 

1DONEPUDI SUMAJA REDDY,<br>M.Tech. VLSI, E.C.E Dept.,K.I.T.S ENGG COLLEGE, GUNTUR ${ }^{2}$ SARALA PATCHALA<br>[PH.D], Assistant Professor, E.C.E Dept.,K.I.T.S ENGG COLLEGE, GUNTUR

ABSTRACT:
A parallel-prefix adder provides us the most excellentpresentation in VLSI design.On the other hand, presentation of Brent-kung adder all the way throughblack cell takes large area. So, gray cell can be replaced instead of black cell which gives the Efficiency inBrent-kungAdder. The projected system hastwo stages of actions they are pre-processing stage and generation stage. The pre-processing stage having propagated and generate. Generation stage spotlights on generation of carry and final result. In ripple carry adder (RCA) each bit having operation of addition is waited for the preceding bit operation of addition. In efficient Brent Kungadder, addition operation does not wait for preceding bit operation of addition and modification is done at gate level toimprove the speed and decreases the area.
INDEX TERMS: Ripple carry adder; Efficient Brent-Kung adder; Black cell; Gray cell

## I INTRODUCTION

Ripple carry adder is used for the addition task i.e., if N -bits addition process is presented by the full adder with N - bits. In ripple carry adder every full adder operation consists of sum and carry, and that carry will be given to next bit full adder operation. That processes is constant till the bit of $\mathrm{N}^{\text {th }}$ operation. The $\mathrm{N}-1^{\text {th }}$ bit full adder operation carry will be given to the $\mathrm{N}^{\text {th }}$ bit full adder operation present in the ripple carry adder. [1]

Addition procedure is the majorprocess in the digital signal processing and control systems. The high-speed and accurateness of a processor or system depends on the performance of the adder. Multiplexer is the circuit combinational which consists of Inputs of multiple and a single output. In general processors of purpose and processors of DSP the addition operation addresses are taken from simple ripple carry adder.
The ripple carry adder of 3-bit is shown in Fig.1. The primary bit carry is given to second full adder of bit and similarly the second bit carry is known to the third bit full adder. The addition process is performed from least considerable bit to most considerable bit in ripple carry adder[1]. Configuration logic and routing resources in FieldProgrammable Gate Array.

$$
\mathrm{b}_{2} \quad \mathrm{a}_{2} \mathrm{~b}_{1} \mathrm{a}_{1} \quad \mathrm{~b}_{0} \mathrm{a}_{0}
$$



Fig.1: Three Bit Ripple Carry Adder


## II BRENT-KUNG ADDER

BrentKung adder is used for high presentation addition operation. The Brentkung is the adder of parallel prefix used to perform the operation of addition [3]. It is looking like tree structure to perform the arithmetic operation. The Brent-kung adder consists of grey cells and black cells. [2] Each black cell consists of one OR gate and two AND gates [4]. Each gray cell consists of only one AND gate. $\mathrm{p}_{\mathrm{i}}$ denotes propagate and it consists of only one AND gate[5] given in equation 1. $\mathrm{g}_{\mathrm{i}}$ denotes generate and it consists of one AND gate and OR gate given in equation 2. [6]

$$
\begin{align*}
& \mathrm{p}_{\mathrm{i}}=\mathrm{A}_{\mathrm{i}} \text { XOR } \mathrm{B}_{\mathrm{i}} \text {-------------- (1) } \\
& \mathrm{g}_{\mathrm{i}}=\mathrm{A}_{\mathrm{i}} \mathrm{AND} \mathrm{~B}_{\mathrm{i}} \tag{2}
\end{align*}
$$

$\mathrm{G}_{\mathrm{i}}$ denotes carry generate and it consists of one AND gate and OR gate given in equation 3 used for first black cell. [8]

$$
\mathrm{G}_{\mathrm{i}}=\mathrm{p}_{\mathrm{i}} \text { OR }\left[\mathrm{g}_{\mathrm{i}} \text { AND } \mathrm{c}_{\mathrm{in}}\right] \text {--- (3) }
$$

## IIIPROPOSED BRENTKUNG ADDER

The proposed Brent-kung adder is flexible to speed up the binary addition and the arrangementlooks like tree structure for the high performance of arithmetic operations.

Field programmable gate arrays [FPGA's] are mostly used in recent years since they improve the speed of microprocessor based applications like mobile communication, DSP and telecommunication. Research on operation of binary fundamentals and motivation gives device development. The construction of efficientBrent-kung adder consists oftwo stages. They are preprocessing stage and generation stage.

In the pre-processing stage, generate and propagate are from each pair of the inputs. The propagate gives "XOR" operation of input bits and generates gives "AND" operation of input bits [7]. The propagate ( $\mathrm{P}_{\mathrm{i}}$ ) and generate $\left(\mathrm{G}_{\mathrm{i}}\right)$ are shown in below equations $4 \& 5$.

$$
\begin{aligned}
& \mathrm{P}_{\mathrm{i}}=\mathrm{A}_{\mathrm{i}} \text { XOR } \mathrm{B}_{\mathrm{i}}-----(4) \\
& \mathrm{G}_{\mathrm{i}}=\mathrm{A}_{\mathrm{i}} \text { AND B } \mathrm{B}_{\mathrm{i}} \text {------ (5) }
\end{aligned}
$$

## Generation Stage:

In this stage, carry is generated for every bit is called carry generate $\left(\mathrm{C}_{\mathrm{g}}\right)$ and carry is propagate for each bit is called carry generate $\left(C_{p}\right)$. The carry propagate and carry generate is generated for the further operation, final cell present in the each bit operate gives carry. The preceding bit carry will help to sum of the next bit simultaneously till the last bit. The carry generate and carry propagate are given in below equations $6 \& 7$.

$$
\begin{gathered}
\mathrm{C}_{\mathrm{p}}=\mathrm{P}_{1} \text { AND } \mathrm{P}_{0}------\cdots--\cdots---(6) \\
\mathrm{C}_{\mathrm{g}}=\mathrm{G}_{1} \text { OR }\left(\mathrm{P}_{1} \text { AND G } \mathrm{G}_{0}\right) \text {------ (7) }
\end{gathered}
$$

The above carry propagate $C_{p}$ and carry generation $\mathrm{C}_{\mathrm{g}}$ in equations $6 \& 7$ is black cell and the below shown carry generation in equation 8 is cell i.e., gray cell. The carry propagate is generated for the further operation. The final cell current in the each bit operation gives carry. The last bit carry will lead tosome of the next bit concurrently till the last bit. This carry is used for the next bit sum operate, the carry generate isgiven in below equations 8 .

$$
\mathrm{C}_{\mathrm{g}}=\mathrm{G}_{1} \mathrm{OR}\left(\mathrm{P}_{1} \mathrm{AND} \mathrm{G}_{0}\right) \text {------ (8) }
$$

## Pre-Processing Stage:



The carry of a first bit is XORed with the after that bit of propagates then the output is given as sum and it is shown in equation 9 .

$$
\begin{equation*}
\mathrm{S}_{\mathrm{i}}=\mathrm{P}_{\mathrm{i}}{\text { XOR } \mathrm{C}_{\mathrm{i}-1}} \tag{9}
\end{equation*}
$$

It is used for two thirty-two bit addition operations and each bit undergoes preprocessing stage and generation stage then gives the final sum.

The primary input bits goes under preprocessing stage and they will produce propagate and generate. These propagates and generates undergoes generation stage produces carry generates and carry propagates then gives final sum. The step by step process of well-organizedBrent-kung adderis shown in Fig.2.


Fig.2: Block Diagram
The efficient Brent-kungadder arrangement is looking like tree structure for the high performance of arithmetic operations and it is the high speed adder which focuses on
gate level logic. It designs with a reduction of number of gates. So, it diminishes the hindrance and memory used in this architecture.

The efficient Brent-kung adder is shown in fig. 3 which improves the speed and decrease the area to the operation of 16-bit addition. The input bits $A_{i}$ and $B_{i}$ concentrates on generate and propagate by XOR and AND operations respectively. The propagates and generates undergoes the operations of black cell and gray cell and gives the carry $\mathrm{C}_{\mathrm{i}}$. That carry is XORed with the propagate of next bit, that gives sum.


Fig.3: 16-Bit Efficient Brent-kung Adder
The properties of the operations are evaluated in parallel with accept the trees to overlap which leads to parallelization. The architecture ofEfficient Brent-kung adder gives the less memory and less delay for the operation of 16-bit addition.

International Journal of Research
Available at https://edupediapublications.org/journals


Fig.4: 64-bit Efficient Brent-kung Adder

The structural design of 64-bit Efficient Brent-kung adder is shown in Fig.4. The logical circuit is using multiple adders to find the ans i.e., sum of N -bit numbers. Everyoperation of addition has a carry input $\left(\mathrm{C}_{\mathrm{in}}\right)$ which is the earlier bit carry output ( $\mathrm{C}_{\text {out }}$ ).

Study on binary addition innovatively motivates gives progress of devices. A lot of parallel prefix networks explain the literature of parallel addition operation. The parallel prefix adders are Brent-kung, Kogge-stone, Brent-kung, Sklansky, etc,. The fast and precisepresentation of an adder gives toused in the very large scale integrated circuits design and digital signal processors.

IV SIMULATION RESULTS

The well-organizedBrent-kung adder is design with an VHDL (very high speed integration hardware description language). Xilinx project navigator 14.1 is used andSimulation results of 16-bit efficient Brent-kungare shown in Fig.5.


Fig.5: 16-Bit Efficient Brent-kung Adder Simulation Waveform

The structural design of 64-bit Efficient Brent-kung adder is shown in Fig. 4 and the Simulation results is shown in Fig.6.


Fig.6: 64-Bit Efficient Brent-kung Adder Simulation Waveform


The design of adders is done on VHDL. The memory and delay performance Efficient Brent-kungadder (EBK) is shown in Table. 1


| Adder | Delay(ns) | Memory <br> used(MB) |
| :---: | :---: | :---: |
| 8-bit <br> Efficient <br> Brent-kung <br> adder | 11.2 | 181 |
| 16-bit <br> Efficient <br> Brent-kung <br> adder | 12.2 | 184 |
| 64-bit <br> Efficient <br> Brent-kung <br> adder | 13.275 | 208.9 |

Table.1: Delay and memory used in EBK

## V CONCLUSION

In this paper, new approaches to design an efficient Brent-kung adder look like tree structure and cells in the carry generation stage are decreased to pace up the binary addition. It concentrates on gate levels to perk upthe speed and decreases the memory used.The proposed adder addition operation offers elude great advantage in reducing delay.

## REFERENCES

[1] A. Omondi and B. Premkumar, Residue Number Systems: Theory andImplementations. London, U.K.: Imperial College Press, 2007.
[2] B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs,2nd ed., New York, NY, USA: Oxford Univ. Press, 2010.
[3] J. Chen and J. Hu, "Energy-efficient digital signal processing via voltageoverscaling-based residue number system," IEEE Trans. Very

LargeScale Integr. (VLSI) Syst., vol. 21, no. 7, pp. 1322-1332, Jul. 2013.
[4] C. H. Vun, A. B. Premkumar, and W. Zhang, "A new RNS based DAapproach for inner product computation," IEEE Trans. Circuits Syst. I,Reg. Papers, vol. 60, no. 8, pp. 2139-2152, Aug. 2013.
[5] S. Antão and L. Sousa, "The CRNS framework and its application toprogrammable and reconfigurable cryptography," ACM Trans. Archit. Code Optim., vol. 9, no. 4, p. 33, Jan. 2013.
[6] A. S. Molahosseini, S. Sorouri, and A. A. E. Zarandi, "Researchchallenges in next-generation residue number system architectures," inProc. IEEE Int. Conf. Comput. Sci. Educ., Jul. 2012, pp. 1658-1661.
[7] K. Navi, A. S. Molahosseini, and M. Esmaeildoust, "How to teachresidue number system to computer scientists and engineers," IEEETrans. Educ., vol. 54, no. 1, pp. 156-163, Feb. 2011.
[8] Y. Wang, X. Song, M. Aboulhamid, and H. Shen, "Adder based residueto binary numbers converters for ( $2 \mathrm{n}-1,2 \mathrm{n}, 2 \mathrm{n}+1$ )," IEEE Trans.Signal Process., vol. 50, no. 7, pp. 17721779, Jul. 2002.


SARALA PATCHALA received M.TECH at JNTU Kakinada pursing PH.D at JNTUK and she has 7 years ofteaching experience and present working at kits Engg college, GUNTUR

[^0]
[^0]:    DONEPUDI SUMAJA REDDY received degree in Electronics and CommunicationEngineering from J.N.T.U, KAKINADA in 2014. She ispursuing M.Tech
    in V.L.S.I atKITSinstitute of technology\& science,Vinjanampadu, Guntur. She has done this in Internship at CRANES VARSITY, Bangalore.

