

# Design A B- Encoder and Decoder Using Booth Multiplier

Dr. K. SriHari Rao, Mr. P. SrinivasaRao, Thatikol Srinivas.

**ABSTRACT:** This paper presents the design of an encoder using booth multiplier for high security purpose. The speed of multiplier operation is of fastidious importance within the generalpurpose processors. The essential multiplication principle is twofold i.e., Evaluation of partial product and accumulation of the shifted partial products with the motivation to Booth's algorithm. In this paper, an efficient design of modified Booth Encoder and Decoder scheme for high performance of multiplier has been proposed. The proposed Booth encoder and Decoder logic are competitive with the present schemes and shows enhancements in delay. The proposed system generates B,A and interconnected blocks by extending bit of the operands and generating an additional product for encoder and similar inverse operation for decoder. Multiplication operation is performed to operate b-encoder and decoder, that gives efficient with the less area and it reduces delay i.e., speed is increased.

## INTRODUCTION

Encoder is a digital circuit that performs the inverse operation of decoder it has  $2^n$  input lines and n output lines and it generates the binary code corresponding to the input values. Encoders are of two types they are incremental encoder (rotary/shaft encoder) and absolute encoder. Shafting encoder is an electro mechanical device which helps to convert the angular position or motion of a shaft or axle to an analog code or digital code. It is a pulse generator that provides a square wave signals and a zero index [7]. To overcome this problem we gone through absolute encoder it has been developed to compensate for the performance and limitations of shaft it is a pulse generator that provides a square wave signals and a zero index.

This encoder must be reserved after a power interruption zero reset is help to obtain the mechanism angular position and sensitivity of

interference [1]. This absolute encoder supplies the shaft position as a binary code.

The output code is unique for each position In this paper we focused on techniques aimed at adaptive encoding technique of power consumption by the Xilinx software here we use encoder and as well as decoder with the help of adders [4]. The proposed encoding schemes which are transparent with respect to the pulses implementation are presented and discussed at both binary/algorithmic level and the architectural level by means of simulation on synthesis and real traffic scenarios this result shows that by using the proposed encoding scheme up to 52% of power and 16% of energy can be saved without any significant degradation.

## EXISTING STAGE

Booth's multiplication algorithm is a multiplication algorithm that multiplies two signed binary numbers in two's complement notation. Booth used desk calculators that were faster at shifting than adding and created the algorithm to increase their speed. Booth's algorithm is of interest in the study of computer architecture.




Fig. 1 Truncation Multiplier

Booth's algorithm examines adjacent pairs of bits of the  $N$ -bit multiplier  $Y$  in signed two's complement representation, including an implicit bit below the least significant bit,  $y_{-1} = 0$ . For each bit  $y_i$ , for  $i$  running from 0 to  $N - 1$ , the bits  $y_i$  and  $y_{i-1}$  are considered. Where these two bits are equal, the product accumulator  $P$  is left unchanged. Where  $y_i = 0$  and  $y_{i-1} = 1$ , the multiplicand times  $2^i$  is added to  $P$ , and where  $y_i = 1$  and  $y_{i-1} = 0$ , the multiplicand times  $2^i$  is subtracted from  $P$ . The final value of  $P$  is the signed product.


The representations of the multiplicand and product are not specified; typically, these are both also in two's complement representation, like the multiplier, but any number system that supports addition and subtraction will work as well. As stated here, the order of the steps is not determined. Typically, it proceeds from LSB to MSB, starting at  $i = 0$ ; the multiplication by  $2^i$  is then typically replaced by incremental shifting of the  $P$  accumulator to the right between steps; low bits can be shifted out, and subsequent additions and subtractions can then be done just on the highest  $N$  bits of  $P$ .<sup>[1]</sup> There are many variations and optimizations on these details....

The algorithm is often described as converting strings of 1s in the multiplier to a high-order +1 and a low-order -1 at the ends of the string. When a string runs through the MSB, there is no high-order +1, and the net effect is interpretation as a negative of the appropriate value.

### PROPOSED SYSTEM

**B-Encoder** It is better codes of error controlling performance. B-Encoder outputs are not only associated with the encode elements at present, but also affected by several ones before. Data 1 and data 2 are used for describing codes, where data 1 are the input encode elements, data out is the output encode elements and data 2 is the shift register number of encoder Data 1 and Data 2 are the inputs of the Encoder. Their architecture design with chip registers perform their operations and gives output of the encoder is Data out as shown in fig 1.

**B-Decoder** Two parallel binary bits are inputted into the B-decoder with every clock pulse, and then it begins to work when the input enabling signal is valid. Each group consists of two because each current state can be reached by decoder path. Here Data out is the output of the encoder similarly Data out and Data 2' are the inputs of Decoder. These inputs will perform as per their chip architecture design and the output of the decoder is Data as shown in the figure-1.



**Fig-2 BOOTH Encoder/Decoder with Adaptive Logic**

Figure 2 indicates the block diagram of Booth Encoder/decoder with adaptive logic. The Booth Encoder/decoder with adaptive logic consists of four shift registers and two exclusive-or gates. Every shift register is equivalent to a flip flop. These four flip flops are connected in series to complete shifting and updating operation under the action of the clock pulse. The exclusive-or gates are used for inner operation of coding data. With every clock pulse the encoder outputs two bits according to the generator polynomials whenever one binary bit is inputted. The output is not only relevant with the current input

binary bit, but also influenced by the previous bit for decoder.

### TECHNICAL SCHEMATIC:




FIG-3 Technical Schematic




FIG-4 Output Waveforms

### IV. OUTPUT WAVEFORMS

Table 1 shows the output waveforms of data adaptive encoding techniques. Here we have given a[15:0] as a input data for encoder and e[16:0] taken as output for encoder. As well as e[16:0] taken as input data for decoder where as d[15:0] is the output for decoder.

	Delay	Memory used
E.S	17.53	210
P.S	15.51	203

Table 1 comparison table

The BOOTH Encoder/Decoder with logic decides the proposed algorithm to work with adaptive logic. The registers are work with the adaptive techniques, by using this technique, the proposed algorithm increases the speed i.e. decrease the delay.

### V. CONCLUSION

The booth encoding scheme has been used here which reduces the no. of partial products with the reduced partial products the computation time is reduced and speed of the circuit has increased. Booth multiplier technique is used to design a high secure encoding and decoding technique to make wireless communication more efficient. Studying the existing encoding schemes we proposed a new booth encoder and decoder. The proposed encoding is inversion operation which is restricted to some encoding schemes. Booth encoder and decoder technique is very efficient in speed. The effective encoding technique gives better delay. By using proposed system we can reduce delay 15.51ns.

## VI. REFERENCES

- [1]. NimaJafarzadeh, Maurizio Palesi and Ali Afzali-Kusha “Data Encoding Techniques for Reducing Energy Consumption in Network-on-Chip” IEEE transactions on very large scale integration (vlsi) systems, vol. 22, no. 3, march 2014
- [2]. M. Palesi, R. Tornero, J. M. Orduña, V. Catania, and D. Panno, “Designing robust routing algorithms and mapping cores in networks-onchip: A multi-objective evolutionary-based approach,” J. Univ. Comput. Sci., vol. 18, no. 7, pp. 937–969, 2012.
- [3]. M. S. Rahaman and M. H. Chowdhury, “Crosstalk avoidance and errorcorrection coding for coupled RLC interconnects,” in Proc. IEEE Int. Symp. Circuits Syst., May 2009, pp. 141–144.
- [4]. W. Wolf, A. A. Jerraya, and G. Martin, “Multiprocessor system-on-chip MPSoC technology,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 27, no. 10, pp. 1701–1713, Oct. 2008.
- [5]. L. Benini and G. De Micheli, “Networks on chips: A new SoC paradigm,” Computer, vol. 35, no. 1, pp. 70–78, Jan. 2002.
- [6]. S. E. Lee and N. Bagherzadeh, “A variable frequency link for a poweraware network-on-chip (NoC),” Integr. VLSI J., vol. 42, no. 4, pp. 479–485, Sep. 2009.
- [7]. S. R. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, W. James, D. Finan, A. P. Singh, T. Jacob, S. Jain, V. Erraguntla, C. Roberts, Y. V. Hoskote, N. Y. Borkar, and S. Y. Borkar, “An 80-tile Sub-100-W TeraFLOPS processor in 65-nm CMOS,” IEEE J. Solid-State Circuits, vol. 43, no. 1, pp. 29–41, Jan. 2008.
- [8]. S. Murali, C. Seiculescu, L. Benini, and G. De Micheli, “Synthesis of networks on chips for 3D systems on chips,” in Proc. Asia South Pacific Design Autom. Conf., Jan. 2009, pp. 242–247.
- [9]. C. Seiculescu, S. Murali, L. Benini, and G. De Micheli, “SunFloor 3D: A tool for networks on chip topology synthesis for 3-D systems on chips,” in Proc. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 29, no. 12, pp. 1987–2000, Dec. 2010.

- [10]. M. Palesi, R. Tornero, J. M. Orduña, V. Catania, and D. Panno, “Designing robust routing algorithms and mapping cores in networks-onchip: A multi-objective evolutionary-based approach,” J. Univ. Comput. Sci., vol. 18, no. 7, pp. 937–969, 2012.

## AUTHORS

[1]. Dr. K. Srihari Rao, M.E, Ph.D, Working as Vice Principal and Head of the Department Of Electronics and Communication Engineering, NRI Institute of Technology, Visadala, Medikonduru, Guntur, Affiliated to JNTUK, Kakinada, A.P., India.  
Mail id- [ksrihariraoece@gmail.com](mailto:ksrihariraoece@gmail.com)

[2]. Mr. P. Srinivasa Rao, M.tech, working as Assistant professor in the Dept of Electronics and communication Engineering, NRI Institute of Technology, Viasdala, Medikonduru, Guntur, Affiliated to JNTUK, Kakinada, A.P., India.  
Mail id- [srinivasarao.purne@yahoo.com](mailto:srinivasarao.purne@yahoo.com)

[3]. Mr. Thatikol Srinivas, pursuing M.Tech (DECS) in NRI Institute Of Technology, Visadala, Medikonduru, Guntur, Affiliated to JNTUK, Kakinada, A.P., India.  
Mail id- [srinivas.sri.t@gmail.com](mailto:srinivas.sri.t@gmail.com)

1. Dr. K. Srihari Rao, M.E, Ph.D



2. Mr. P. Srinivasa Rao



3. Mr. Thatikol Srinivas

