

# A New PWM technique for Voltage balancing in High power Cascaded Converters

<sup>1</sup>L .Anusha, <sup>2</sup>A. Jayaprakash

<sup>1</sup>M.tech (Power Electronics), [anusha.lenkalapelly@gmail.com](mailto:anusha.lenkalapelly@gmail.com)

<sup>2</sup>Asst.Professor, Department Of EEE, [jayaprakashallemschetty@gmail.com](mailto:jayaprakashallemschetty@gmail.com)

<sup>1,2</sup>SR Engineering College Ananthasagar Warangal.

**ABSTRACT:**For single-phase supplies a dedicated pulse width modulation (PWM) method designed for cascaded H-bridge converters is offered to scale down the DC-link voltage unbalance independently from the amplitude of the DC-link voltage reference and compensate switching devices voltage drops and on-state resistances with that an expansion in waveform great can be done most often, relevant in excessive power low frequency operations. Eliminates further control loop for DC-hyperlink voltage balancing capacity to actively stabilize the DC-link voltage on each and every H-bridge which simplifies the manipulate constitution. The proposed modulation procedure has been validated by means of the use of simulation based on fuzzy logic controller.

**KEYWORDS-**Multilevel converters, predictive control, smart grid, fuzzy logic controller.

## I. INTRODUCTION

In recent years, multilevel inverters have gained much attention in the application areas of medium voltage and high power. Multilevel converters utilize several DC voltages to synthesize a desired AC voltage. For this reason, multilevel converters can reduce (dv/dt) to conquer the motor failure problem and EMI problems. Multilevel converters also have emerged as the solution for working with higher voltage levels. Multilevel converters include an array of power semiconductors and capacitor voltage sources, which generate output voltages with stepped waveforms. The commutation of the switches permits the addition of the capacitor voltages, which reach high voltage at the output, while the power semiconductors must withstand only reduced voltages. Voltage steps in multilevel inverters might not be the same. Available DC sources of the cascade multilevel inverters are batteries, photovoltaic arrays,

fuel cells, rectifiers...etc. In cascade multilevel inverter based photovoltaic systems, the operating DC voltages of standard photovoltaic cells range from 15V to 35V. In the cascade multilevel inverter based energy storage system with batteries, the voltages of batteries also change due to their states of charge. The varying voltages of DC sources result in varying voltage steps in the multilevel output waveform. The varying voltage steps (varying DC source voltages) bring challenges to the algorithms in determining switching angles. Not only switching angles, but also the variations of voltage steps, will determine the harmonic distortion of output voltages.

The main issues with the CHB converter is the requirement for isolated DC-Link voltages as well as the significant effect of device voltage drop and on-state resistance in applications with high number of levels and relatively low application ac side voltages. Furthermore, in the active rectifier configuration, balanced DC-Link voltages are required to achieve optimal operation considering asymmetrical (and therefore fully modular) configuration. DC-Link voltage balancing methods have been proposed in literature for CHB active rectifiers and they can be divided into two main groups depending on whether the DC-Link voltage balancing method is integrated in the controller [8], using additional control loops, or directly into the modulator. In this paper, the latter case is considered and a novel modulation technique, developed for single phase systems and suitable for high power multilevel CHB converters, is introduced. The proposed modulation strategy is based on the Distributed Commutation Modulator (DCM), described. DCM is a pulse width modulation (PWM) technique specifically designed for multilevel CHB converters. The aim of DCM is to minimize the

commutation frequency of the individual devices, distributing these commutations evenly among the converter HB cells. As a result, the converter losses are equally distributed across the devices, increasing the converter reliability, without compromising output voltage waveform quality. However, the balancing of the DC-Link voltages represents an issue for the DCM strategy as such a technique is able to passively balance the DC Link voltages only when balanced dc currents are demanded. Moreover, in the DCM technique, the device voltage drops and on-state resistances are not considered. In order to overcome these issues, an active DC-Link voltage balancing algorithm has been designed for DCM which accounts for the device voltage drops and on-state resistances, improving the output voltage waveform quality and maintaining good performances even when unbalanced dc currents are demanded. In the concept of DC-Link voltage balancing algorithm is introduced as well as the device voltage drop and on-state resistance compensation.

$R_2 \neq R_3$ . When the loads are balanced, i.e., when  $R_1 = R_2 = R_3$ , the device commutations are equally distributed among the CHB cells. When compared to other DC-Link voltage balancing techniques, the proposed algorithm presents a very fast and accurate response, avoiding the use of additional control loops. The device voltage drops and on-state resistances are also compensated, producing higher quality output voltage waveforms, in particular, in applications where a large number of CHB cells are used with a relatively low target ac side waveform magnitude, i.e., automotive applications.

## II. PROPOSED CONTROL STRATEGY

As stated in the introduction, the main goal of the proposed modulation method is to minimize DC-Link voltage imbalances and compensate the device voltage drops and on-state resistances. To achieve such a result, a fast response to any unbalance on the dc loads is required. For this reason the balancing algorithm is fully integrated into the modulation scheme, without using any additional controllers. It is important to note that since one of the targets of the proposed algorithm is to equalize the voltages on the capacitors; their average value is considered as the reference voltage for each DC-Link capacitor in the algorithm, while the total DC-Link voltage is set to the reference value using a Proportional-Integral action external to the modulator. In order to reduce stress on the power switches and improve their reliability, the commutations are permitted only between adjacent voltage levels i.e., it is possible to switch only one leg of one H-Bridge cell during every sampling interval. The algorithm is modular and applicable to a generic  $n$ -level CHB converter; however increasing the number of voltage levels requires an obvious increase in computational effort.




Fig. 1.(a) Schematic diagram of a 7-level CHB inactive rectifier configuration, and (b) a single HB circuit.

The main target of the proposed modulation strategy is, in contrast with DCM, to minimize the DC-Link voltage unbalance among the different converter cells in order to maintain the converter modularity and produce high quality waveforms, even if a low switching frequency is considered. Referring to Fig. 1, the DC-Link voltage affects the distribution of the commutations among the devices only for unbalanced loads, i.e., when  $R_1 \neq$




Fig.2. Overall control scheme

**A. Control Scheme**

Fig. 2, shows the control block diagram implemented for the converter of Fig. 1, where  $V_{DC}$  denotes the total DC-Link voltage and  $V_{DC}^*$  is the desired DC-Link voltage. A single phase Phase-Locked-Loop (PLL) is used in the control scheme to obtain the supply phase angle,  $\theta$ , and RMS value,  $V_{S,RMS}$ . The PLL scheme is obtained by cascading the orthogonal system generator proposed in [37], based on the Second Order Generalized Integrator, with the three-phase PLL presented in [38], based on a steady-state linear Kalman filter. The line current is controlled in order to obtain the required DC-Link voltage; to achieve this goal, the current reference  $I^*$  is calculated, at every sampling period  $T_s$  of the controller, as follows [39]:

$$I^*(t_k + iT_s) = \frac{P^*}{V_{S,RMS}\sqrt{2}} \sin(\theta + iT_s), i = 1, 2, \dots (1)$$

Where  $P^*$  is the required power, imposed by the voltage fuzzy logic controller and  $t_k$  is the current time instant. The current reference  $I^*$  is predicted at two sampling instants,  $T_s$  and  $2T_s$ , in order to obtain a Dead-Beat current control law, described in [40]–[42] for various converter configurations, and in [23], [39] specifically for the proposed 7-Level CHB. The obtained control law is used to derive the desired voltage reference  $V_{CONV}^*$  according to the following expression:

$$V_{CONV}^*(t_k + T_s) = V_s(t_k + T_s) - \frac{L}{2T_s} [I^*(t_k + 2T_s) - I(t_k)] + r_L I^*(t_k + T_s) \dots (2)$$

The control output represents the desired converter voltage average value during the next sampling interval, applied using the proposed modulation scheme.

**B. Distributed Commutation Modulator (DCM)**

As mentioned in the introduction, the proposed technique can be seen as an improvement to the DCM technique [30], [31] where the commutations are distributed among the three H-Bridges in order to reduce the device switching frequency, and optimize the converter losses. Under normal operating conditions, the  $n$  converter cells are able to commute sequentially so that each one can perform only one commutation every  $n$  sampling periods. Commutations are permitted only between adjacent voltage levels. As a consequence, the total switching frequency is half of the sampling frequency, while the device switching frequency of a single cell is approximately  $1/(n-1)$  for an  $n$ -level CHB.




Fig.3. DCM technique working principle.

An example of normal operation is given in Fig. 4 where the 7-Level CHB of Fig. 1 is controlled in order to obtain a positive square waveform. As it is possible to see from the first waveform in Fig. 3, given a sampling frequency  $f_s = 1/T_s$ , the waveform produced by the 7 level CHB has a switching frequency  $f_{sw} = f_s$ . The H-Bridges are forced to commute sequentially obtaining a switching frequency for a single H-Bridge of  $f_{swHB} = f_{sw}/3$ . Taking advantage of the zero vector redundancy, it is

possible to obtain, for the device  $Q_1$  of the H-Bridge 1, a switching frequency equal to . Clearly this operation condition is not always feasible when a multi-level waveform is produced and the modulation algorithm attempts to distribute the commutations among the devices. Two main issues have been identified using this technique.




Fig.4. DC voltage balancing basic principle.

The DC-Link voltage balance is achieved with asymmetrical load on the three HBs and in any other case an additional control is required. This second issue appears in the case of high-power but relatively low voltage applications utilizing a large number of CHB cells, where the device voltage drops and on-state resistances can negatively affect the behavior of the modulator. An additional algorithm, described below, has been implemented to overcome these issues.

### III. OPERATION PRINCIPLE OF DG

FLC contains three basic parts: Fuzzification, Base rule, and Defuzzification. FLC has two inputs which are: error and the change in error, and one output. The Fuzzy Controller structure is represented in fig.5. The role of each block is the following:




Fig.5. The general structure of Fuzzy Logic Controller

Fuzzifier converts a numerical variable into a linguistic label. In a closed loop control system, the error (e) between the reference voltage and the output voltage and the rate of change of error (del e) can be labeled as zero (ZE), positive small (PS), negative small (NS), etc. In the real world, measured quantities are real numbers (crisp). The FLC takes two inputs, i.e., the error and the rate of change of error. Based on these inputs, The FLC takes an intelligent decision on the amount of field voltage to be applied which is taken as the output and applied directly to the field winding of generator. Triangular membership functions were used for the controller.




Fig .6. Membership function of voltage




Fig.7. Membership function of voltage error




Fig .8. Membership function of output field voltage

Rule base stores the data that defines the input and the output fuzzy sets, as well as the fuzzy rules that describe the control strategy. Mamdani method is used in this paper. Seven membership functions were used leading to 49 rules in the rule base.

Table: Rule base for fuzzy controller

$\Delta E$ \ E	NB	NM	NS	ZE	PS	PM	PB
NB	NB	NB	NB	NB	NM	NS	ZE
NM	NB	NB	NM	NM	NS	ZE	PS
NS	NB	NM	NS	NS	ZE	PS	PM
ZE	NB	NM	NS	ZE	PS	PM	PB
PS	NM	NS	ZE	PS	PS	PM	PB
PM	NS	ZE	PS	PM	PM	PB	PB
PB	ZE	PS	PM	PB	PB	PB	PB

Inference engine applies the fuzzy rules to the input fuzzy variables to obtain the output values. Defuzzifier achieves output signals based on the output fuzzy sets obtained as the result of fuzzy reasoning. Centroid defuzzifier is used here.

#### IV. SIMULATION AND RESULTS

Simulations have been carried out in order to compare the performance of the proposed modulation strategy. The power rating of the converter considered in simulation match the power rating used in the experimental tests (3kW). Operation in rectifier mode has been used to avoid the requirement of isolated high voltage sources. The proposed method, however, is equally as effective in the inverter mode configuration. In order to highlight the effect of parasitic components, large values of  $V_d$  and  $V_q$  are considered during simulations. In this paper, the proposed modulator is compared with the DCM technique illustrated in [31]. A comparison between the DCM technique and other well-known modulation techniques for CHB converters has already been carried out.




Fig .9.




Fig .10




Fig .11




Fig .12




Fig .13




Fig .14




Fig .15




Fig .16

## V. CONCLUSION

The purpose of the offered modulation manner is to lower the unbalance of the DC hyperlink voltages, for any amplitude of the voltage reference, as a way to obtain excessive fine waveforms whilst retaining the modularity of the converter. In order to acquire a

rapid response to unbalance on the dc hundreds, thebalancing algorithm is entirely built-in into themodulation scheme with out making use of any additionalcontrollers.The proposedalgorithm is established through simulation based onfuzzy good judgment controller. The simulations exhibit thatcompared to the DCM modulator, theproposed modulation process presents astability of the DC-hyperlink voltages withoutcompromising the pleasant of the waveforms, intime period of harmonic distortion, with both balancedand unbalanced dc loads. The modulator additionallynaturally distributes the commutations among the manyH-Bridge cells in case of balanced dc masses. Theproposed procedure has been validated in evaluationwith DCM on CHB back-To-again converterdisplaying that the proposed effect will not be suffering fromthe gadget parasitic parameters and converterasymmetries.

## REFERENCES

- [1] L. G. Franquelo and J. Rodríguez, “The age of multilevel converters arrives,” *IEEE Trans. Ind. Electron.*, vol. 2, no. 2, pp. 28–39, Jun. 2008.
- [2] J. S. Lai and F. Z. Peng, “Multilevel converters—a new breed of power converters,” *IEEE Trans. Ind. Appl.*, vol. 32, no. 3, pp. 509–517, May/Jun. 1996.
- [3] L. Harnefors and A. Antonopoulos, “Dynamic analysis of modular multilevel converters,” *IEEE Trans. Ind. Electron.*, vol. 60, no. 7, pp. 2526–2537, Jul. 2013.
- [4] L. M. Tolbert and F. Z. Peng, “Multilevel converters for large electric drives,” *IEEE Trans. Ind. Appl.*, vol. 35, no. 1, pp. 36–44, Jan./Feb. 1999.
- [5] C. Cecati, A. Dell’Aquila, M. Liserre, and V. G. Monopoli, “A passivitybased multilevel active rectifier with adaptive compensation for traction applications,” *IEEE Trans. Ind. Appl.*, vol. 39, no. 5, pp. 1404–1413, Sep./Oct. 2003.
- [6] K.-M. Yoo, K.-D. Kim, and J.-Y. Lee, “Single- and three-phase PHEV onboard battery charger using small link capacitor,” *IEEE Trans. Ind. Electron.*, vol. 60, no. 8, pp. 3136–3144, Aug. 2013.
- [7] L. M. Tolbert, F. Z. Peng, T. Cunnyngham, and J. N. Chiasson, “Chargebalance control schemes for cascade multilevel converter in hybrid electric vehicles,” *IEEE Trans. Ind. Electron.*, vol. 49, no. 5, pp. 1058–1064, Oct. 2002.
- [8] Z. Chen, Y. Luo, and M. Chen, “Control and performance of a cascaded shunt active power filter for aircraft electric power system,” *IEEE Trans. Ind. Electron.*, vol. 59, no. 9, pp. 3614–3623, Sep. 2012.
- [9] M. Odavic, V. Biagini, M. Sumner, P. Zanchetta, and M. Degano, “Low carrier—Fundamental frequency ratio PWM for multilevel active shunt power filters for aerospace applications,” *IEEE Trans. Ind. Appl.*, vol. 49, no. 1, pp. 159–167, Jan./Feb. 2013.
- [10] A. A. Valdez-Fernández, P. R. Martínez-Rodríguez, G. Escobar, C. A. Limones-Pozos, and J. M. Sosa, “A model-based controller for the cascade H-bridge multilevel converter used as a shunt active filter,” *IEEE Trans. Ind. Electron.*, vol. 60, no. 11, pp. 5019–5028, Nov. 2013.
- [11] A. Varschavsky, J. W. Dixon, M. Rotella, and L. Morán, “Cascaded nine-level inverter for hybrid-series active power filter, using industrial controller,” *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2761–2767, Aug. 2010.
- [12] P. R. Khatri, V. S. Jape, N. M. Lokhande, and B. S. Motling, “Improving power quality by distributed generation,” in *Proc. IPEC, 2005*, vol. 2, pp. 675–678.

## Author’s Profile



L. Anusha pursuing M.tech Power Electronics in SR Engineering College, Ananthasagar, Warangal. My Area of Interest is Multilevel Converters.



A. Jayaprakash, Assistant Professor in SR Engineering College, Ananthasagar, Warangal. My areas of Interest are Power Quality improvement using Active filters, Distributed Generation, Smart grid and Converters.