

Design of Novel Closed Loop Controlled Fully Soft-Switched Isolated DC-DC Converter

T.Vasanth Naik

M-tech Student Scholar Department of Electrical & Electronics Engineering, Anurag College of Engineering, Aushapur(v);Ghatkesar(M); Ranga Reddy (Dt); Telangana, India.

Email:vasanthn17@gmail.com

R. Rekha

Assistant Professor Department of Electrical & Electronics Engineering, Anurag College of Engineering ,Aushapur(v);Ghatkesar(M); Ranga Reddy (Dt); Telangana, India.

Email: rrekha122@gmail.com

Abstract: *In this project a soft-switched single switch isolated converter is proposed for step-up applications like fuel cell systems and vehicle inverters. The proposed converter is able to offer low cost and high power density in step-up application due to the following features zero-current switching (ZCS) turn-on and zero-voltage switching (ZVS) turn-off of switch and ZCS turn-off of diodes regardless of voltage and load variation low rated lossless snubbed, reduced transformer volume compared to fly back-based converters due to low magnetizing current Improved features such as fully soft-switched characteristics of switch and diode, low rated lossless snubber and reduced transformer volume make the proposed converter achieve lower cost and higher power density compared to the conventional fly back based converter. The proposed concept is implemented by closed loop The simulation results are presented by using Matlab/simulink software*

Key words-DC-DC converter, soft switching, zero current switching (ZCS), and zero voltage switching (ZVS)

1 INTRODUCTION

DC-DC converters have been of great importance in power electronics because of its simple circuits and efficient control schemes. Using this, the output voltage can be varied smoothly by controlling the duty ratio of the semiconductor device used in chopper. The conventional boost converter is difficult to realize high step-up conversion ratio and voltage stabilization. It leads to serious reverse recovery problem of output diode and increases the voltage or current rating of all components [1]. It can be simply achieved by using couple-inductor structure, cascade topology. [2]But the leakage inductor of the couple-inductor creates the voltage spike on the switching devices and reverse recovery problem on the output diode.

When compared with other dc-dc converter resonant converter have high efficiency and small size. For small size, the

switching frequency has to be high. Therefore components size will reduce. But high switching frequency causes high stress on the switch. If soft switching techniques have been used these switching stress can be avoided [3]-[7]. Resonant converter can be classified into several converter types. They are converter with more number of switches and converter with bulky transformer. The Leakage inductors of the transformer and resonant capacitors help to achieve ZCS for rectifier diodes to overcome the reverse recovery problem [8]. However, these transformers and switches increase losses in the circuit and reduce the efficiency of the converter. There are some topologies which reduce these losses by reducing the number of switches [9]-[11] else by removing the transformer.

A single-stage quasi-resonant converter is proposed in [12] with the advantages of single switch and two diodes without any output inductor and utilizing the transformer in forward mode. But, soft switching is not achieved at switch turn OFF instant. In [13] the topology, it uses a smaller transformer like forward converter and not require the bulky output inductor of forward topologies. But this converter requires trigger circuit to trigger the switch.

If the transformer is avoided, the overall size of the power supply can be reduced. Converter with Hard Switching Auxiliary Circuit is introduced. In that, the converter has low conduction loss, but the auxiliary switch has hard turn-off. A simple and effective duty ratio control method is proposed to extend the ZVS operating range when input voltages vary widely. Soft-switching conditions over the full operating range are achievable by adjusting the duty ratio of the voltage applied to the transformer winding in response to the dc voltage variations at the port [2, 9]. Keeping the volt-second product (half-cycle voltage-time integral) equal for all the windings leads to ZVS conditions over the entire operating range. The switching mode type dc-dc converter power supply is widely used because it uses a switch in t

the form of transistor type and less loss components such as transformers, inductors and capacitors for controlling the output voltage. The switched mode power supply contains two different parts: control part and power part. The majority of the work is carried out by the control part for getting better control of output voltage. Generally the MOSFET is used as a control switch in Switched mode power supply for stabilizing the required output voltage. The MOSFET switches are not to be conducted continuously and they operate only under specific frequency interval, hence these switches are useful for a long future and also provide less power loss the converter circuit. The basic structure of Switched mode power supply is used for stepping up or stepping down of input DC voltage. The SMPS circuit is basically consisting of a filter at the output side for removing the ripples due to switching [14].

The main objective of the project is to regulate three multiple output voltages with dc-dc zero-voltage switching (ZVS) converter. The converter is consisting of three multiple outputs voltages. With the help of two asymmetric half bridge converters, the first and second outputs are controlled. Based on the phase shift between two and asymmetric half bridge converter, the third output is controlled. ZVS is realized for all the main switches. At high switching frequency, these multiple output dc-dc converters can give higher efficiency. The various stages of operation, soft switching condition and controlling schemes are also proposed. A closed loop and open loop control techniques of the three multiple output converter is explained. Soft switching techniques can reduce the switching losses and Electromagnetic interference by putting some stress on the devices. When either current or voltage is zero during the turn ON or turn OFF period, then the product of the voltage and current becomes zero, which leads to zero power loss. Hence the switching loss can be eliminated and the device can operate at high switching frequency. Size and weight of the device is reduced as the heat sink is not required.

A) Types of soft switching techniques are:

1) Zero voltage switching (ZVS)

2) Zero current switching (ZCS)

In this technique, the switching takes place at zero voltage condition




Fig. 1 Zero Voltage Switching (ZVS)

ZVS is used during turn ON of the device. Initially the main switch is OFF and the auxiliary switch is ON. So the current through the main switch is zero but the voltage is not zero. During the turn ON, voltage is made zero and current is given some time delay so that the current will begin to rise after the voltage is zero.

2) Zero current switching (ZCS)

In this technique, the switching takes place at zero current condition.




Fig.2. Zero Current Switching (ZCS)

It is used at turning OFF of the device. Initially the device is conducting. So the current through the device is not zero but the voltage across it is zero. In ZCS condition, the current is made to zero and the voltage is allowed to rise after the current becomes zero.

B) Soft switching converter topology

1). Synchronous Buck Converter:




Fig.3. Synchronous Buck Converters.

In this converter two synchronized switches are used. To reduce the conduction losses a second switch is used in place of diode. As there is no Auxiliary circuit hence switching losses are not reduced. Hence this can be used only in low switching frequency applications.

2). Proposed soft switching boost converter with Auxiliary resonant circuit:




Fig.4. Boost Converter with Auxiliary Resonant Circuit.

In the proposed Soft Switching DC-DC boost Converter using an Auxiliary Resonant Circuit. The circuit consists of a general Boost Converter with an additional Auxiliary circuit which has a switch, inductor, capacitor and diode. By using an Auxiliary resonant circuit switching losses of a Boost Converter is reduced. In the proposed topology the generations of switching losses are avoided by forcing voltage (ZVS) or current (ZCS) to zero during switching.

II PROPOSED CONVERTER

Fig. 5 shows the circuit diagram of the proposed converter. The proposed converter consists of input filter inductor L_i , switch S_1 , a lossless snubber which includes capacitor C_s , inductor L_s , and diodes D_{s1} and D_{s2} , and clamp capacitor C_c at the primary side and L_r – C_r series resonant circuit and diodes D_1 and D_2 at the secondary side. The lossless snubber makes it possible to achieve ZVS turn-off of switch as well as clamp the voltage spikes of the switch by leakage inductance. Also, the L_r – C_r series resonant circuit makes it possible to achieve ZCS turn-off of diodes. Fig. 2 shows three resonance operations according to the variations of resonant frequency f_{r1} which is expressed as in (.1): the above-resonance operation ($DT_s < 0.5T_{r1}$), the resonance operation ($DT_s = 0.5T_{r1}$), and




Fig.5. Comparison of switch and diode current waveform according to variation of f_{r1} : (a) above-resonance operation ($DT_s < 0.5T_{r1}$), (b) resonance operation ($DT_s = 0.5T_{r1}$), and (c) below-resonance operation ($DT_s > 0.5T_{r1}$).




Fig.6. Key waveforms of the proposed converter in the below-resonance operation.

The below-resonance operation ($DT_s > 0.5T_{r1}$)

$$f_{r1} = \frac{1}{T_{r1}} = \frac{1}{2\pi\sqrt{L_r C_r}} \quad (1)$$

It can be seen from Fig. 6 that the total switching losses are smaller for the below-resonance operation since both switch turn-off current and diode di/dt of the below-resonance operation are smaller than them of the above-resonance operation. Therefore, the below-resonance operation is chosen for the proposed converter.

A) Operating Principles

Figs. 7 and 8 show key waveforms and operation states of the proposed converter in the below-resonance operation, respectively. In order to simplify the analysis of the steady-state operation, it is assumed that the input filter and magnetizing inductances are large enough so that they can be treated as constant current sources during a switching period. It is also assumed that clamp and output capacitances are large enough so that they can be treated as constant voltage sources during a switching period. The voltage across the clamp capacitor is the same as the input voltage V_i . In the below-resonance operation, nine modes exist within T_s .

Mode 1 (t_0-t_1): This mode begins when switch S1 is turned ON. Equivalent circuit of this mode is shown in Fig. 8(a). L_s and C_s start resonating and resonant current i_{Ls} flows through L_s , D_s1 , C_s , and S1. The voltage and current of resonant components are determined, respectively, as follows:

$$i_{Ls}(t) = v_{Cs}(t_0) \sqrt{\frac{C_s}{L_s}} \sin(\omega_{r2}(t-t_0)), \quad t_0 < t < t_2 \quad (2)$$

$$v_{Cs}(t) = v_{Cs}(t_0) \cos(\omega_{r2}(t-t_0)), \quad t_0 < t < t_2 \quad (3)$$

Where $\omega_{r2} = 1/\sqrt{L_s C_s}$. Since induced voltage $V_{Cr, min} - V_{Cc} - V_o$ across L_r makes time interval from t_0 to t_1 very short, current i_{Lr} appears to decrease almost linearly. Current through S1 increases with the slope of i_{Lr} , resulting in ZCS turn-on of S1. The turn-on loss of switch associated with energy stored in MOSFET's output capacitance is negligible in this low input voltage application. This mode ends when current i_{Lr} reaches 0 A. It is noted that diode D1 is turned OFF under ZCS condition.

Mode 2 (t_1-t_2): This mode begins when current i_{Lr} changes its direction. Equivalent circuit of this mode is shown in Fig. 8(b). L_r and C_r start resonating and resonant current i_{Lr} flows through L_r , C_r , and D2. The voltage and current of resonant components are determined, respectively, as follows:

$$i_{Lr}(t) = (V_{Cr, min} - nV_{Cc}) \sqrt{\frac{C_r}{L_r}} \sin(\omega_{r1}(t-t_1)), \quad t_1 < t < t_4 \quad (4)$$

$$v_{Cr}(t) = nV_{Cc} - (nV_{Cc} - V_{Cr, min}) \cos(\omega_{r1}(t-t_1)), \quad t_1 < t < t_4 \quad (5)$$


Where $\omega_{r1} = 1/\sqrt{L_r C_r}$. When voltage across snubber capacitor C_s equals $-V_{Cc}$, L_s-C_s resonance ends.

Mode 3 (t_2-t_3): This mode begins when diode Ds2 is turned ON. Current i_{Ls} is determined by following equation, and this mode ends when current i_{Ls} reaches 0 A

$$i_{Ls}(t) = -\frac{V_{Cc}}{L_s}(t-t_2) + i_{Ls}(t_2), \quad t_2 < t < t_3. \quad (6)$$

It is noted that diodes Ds1 and Ds2 are turned OFF under ZCS condition.

Mode 4 (t_3-t_4): The L_r-C_r resonance keeps on during this mode and ends when current i_{Lr} reaches 0 A. Note that diode D2 is turned OFF under ZCS condition.






Fig.7. Operation states of the proposed converter in the below-resonance operation.




Fig.8. Equivalent resonant circuits. (a) Mode 1-2 (t_0-t_2). (b) Mode 2-4 (t_1-t_4). (c) Mode 7 (t_6-t_7). (d) Mode 8 (t_7-t_8)

Mode 5 (t_4-t_5): During this mode, a constant current flow through S1 whose value is the sum of the input current I_i and the magnetizing current I_{Lm} .

Mode 6 (t_5-t_6): The mode begins when S1 is turned OFF. Then, $I_i + I_{Lm}$ flows through C_s , D_{s2} , and C_c . Voltage across capacitor C_s which is determined by the following

equation increases linearly with the slope of $(I_i + I_{Lm})/C_s$, resulting in ZVS turn-off of S1

$$v_{C_s}(t) = \frac{I_i + I_{Lm}}{C_s}(t - t_5) - V_{C_c}, \quad t_5 < t < t_6 \quad (7)$$

This mode ends when V_{C_s} becomes equal to $(V_o - V_{C_r, max})/n$.

Mode 7 (t_6-t_7): This mode begins when diode D1 is turned ON. Equivalent circuit of this mode is shown in Fig.8(c). L_r and C_s start resonating and resonant current i_{Lr} flows through C_s , D_{s2} , L_r , D_1 , and C_r . Assuming that $C_s \ll n^2 C_r$, v_{C_r} can be considered constant, and resonance frequency ω_{r3} can be determined by C_s and L_r . Therefore, the voltage and current of resonant components are determined, respectively, as follows:

$$i_{L_r}(t) = (I_i + I_{Lm})[1 - \cos(\omega_{r3}(t - t_6))], \quad t_6 < t < t_7 \quad (8)$$

$$v_{C_s}(t) = \frac{I_i + I_{Lm}}{n} \sqrt{\frac{L_r}{C_s}} \sin(\omega_{r3}(t - t_6)) + \frac{V_o - V_{C_r, max}}{n}, \quad t_6 < t < t_7 \quad (9)$$

Where $\omega_{r3} = n/\sqrt{L_r C_s}$. This mode ends when current i_{Lr} becomes equal to $(I_i + I_{Lm})/n$.

Mode 8 (t_7-t_8): This mode begins when diode D_{s1} is turned ON. Equivalent circuit of this mode is shown in Fig. 8(d). L_s , C_s , L_r , and C_r start resonating and resonant current i_{Lr} flows through L_s , D_{s1} , C_s , C_c , L_r , D_1 , and C_r . Assuming that $C_s \ll n^2 C_r$ and $L_s \gg L_r/n^2$, the voltage and current of resonant components are determined using the superposition principle, respectively, as follows:

$$i_{L_s}(t) = \left[V_{C_c} + \frac{V_o}{n} - \left(V_{C_{s, max}} + \frac{V_{C_{r, max}}}{n} \right) \right] \times \sqrt{\frac{C_s}{L_s}} \sin(\omega_{r2}(t - t_7)), \quad t_7 < t < t_8 \quad (10)$$

$$v_{C_s}(t) = \left[V_{C_c} + \frac{V_o}{n} - \left(V_{C_{s, max}} + \frac{V_{C_{r, max}}}{n} \right) \right] \times [1 - \cos(\omega_{r2}(t - t_7))] + V_{C_{s, max}}, \quad t_7 < t < t_8 \quad (11)$$

Assuming that $i_{Lr} \approx (I_i + I_{Lm})/n$ during this mode, voltage v_{C_r} is determined by the following equation:

$$v_{Cr}(t) = -\frac{I_i + I_{Lm}}{nC_r}(t - t_7) - V_{Cr,max}; \quad t_7 < t < t_9 \quad (12)$$

This mode ends when current i_{Ls} reaches 0 A.

Mode 9 (t8–t9): Switch S1 is in the turn-off state, and the sum of the input current and magnetizing current is being transferred to the secondary. Current i_{D1} is equal to $(I_i + I_{Lm})/n$. This mode ends when switch S1 is turned ON.

The average current of magnetizing inductor L_m is equal to average current of snubber inductor L_s since $I_{Ls,avg} = I_{Ds2,avg}$ and $I_{Ds2,avg} = I_{Lm,avg}$. Therefore, it should be noted that transformer core volume of the proposed converter is much smaller compared to that of the flyback-based converter since $I_{Ls,avg} (= I_{Lm,avg})$ can be designed to be small.

The closed loop operation carried out by the voltage controller (PI controller) processes the error signal and produces appropriate current signal (I_S). The current signal (I_S) is multiplied with unit sinusoidal template which is produced by using phase locked loop (PLL), to produce $I_S \sin \omega t$. The load current i_L subtracted from the $I_S \sin \omega t$ to produce the reference current signal i_S^* . As the boost inductor current can't be alternating, the absolute circuit gives the absolute value of the reference current signal i_S^* that is i_C^* . The actual signal (i_C) and the required reference signal (i_C^*) are given to the current controller to produce the proper gating signal. The current controller adopted is a hysteresis current controller. Upper and lower hysteresis band is created by adding and subtracting a band 'h' with the reference signal i_C^* respectively shown in the Fig. 8. The inductor current is forced to fall within the hysteresis band. When the current goes above the upper hysteresis band, i.e. $i_C^* + h$, the pulse is removed resulting the current forced to fall as the current will flow through the load. When the current goes below the lower hysteresis band i.e. $i_C^* - h$, the pulse is given to the switch, so the current increases linearly.




Fig 9 Adopted control scheme for the Closed Loop operation

III. MATLAB/SIMULATION RESULTS




Fig 10 Matlab/simulation circuit of Synchronous Buck Converters



Fig 11 simulation wave form of buck converter output voltage




Fig 12 simulation wave form of capacitor voltage




Fig 13 simulation wave form of switching current




Fig 14 Matlab/simulation circuit of Synchronous Buck Converters with closed loop




Fig 15 simulation wave form of buck converter output voltage with closed loop

IV CONCLUSION

These papers explain a Closed Loop Control of Fully Soft-Switched Isolated DC-DC Converter. A DC-DC converter for high step up and high power applications is proposed. From the simulation results it is observed that ZVS turn on and ZCS turn off of all the switches is obtained. The voltage stress across the switch

es is much lesser. Compared with other topologies, it requires less number of switches and no need of bulky transformers. This topology is simpler and cheaper. The single switch resonant converter offers advantages of soft switching techniques thus reduce switching losses and voltage stabilization. The zero voltage switching for switch and zero current switching for energy blocking diode is attained. And voltage regulation for the load changes also attained for the proposed topology.

REFERENCES

- [1] J. M. Kwon, W. Y. Choi, and B. H. Kwon, "Single-switch quasi-resonant converter," *IEEE Trans. Ind. Electron.*, vol. 56, no. 4, pp. 1158–1163, Apr. 2009.
- [2] A. Emrani, E. Adib, and H. Farzanehfard, "Single-switch soft-switched isolated DC-DC converter," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 1952–1957, Apr. 2012.
- [3] J. M. Kwon, W. Y. Choi, and B. H. Kwon, "Single-switch quasi-resonant converter," *IEEE Trans. Ind. Electron.*, vol. 56, no. 4, pp. 1158–1163, Apr. 2009.
- [4] A. Emrani, E. Adib, and H. Farzanehfard, "Single-switch soft-switched isolated DC-DC converter," *IEEE Trans. Power Electron.*, vol. 27, no. 4, pp. 1952–1957, Apr. 2012.
- [5] D. A. Ruiz-Caballero and I. Barbi, "A new flyback-current-fed push-pull DC-DC converter," *IEEE Trans. Power Electron.*, vol. 14, no. 6, pp. 1056–1064, Nov. 1999.
- [6] M. Nymand and M. A. E. Andersen, "High-efficiency isolated boost DCDC converter for high-power low-voltage fuel-cell applications," *IEEE Trans. Ind. Electron.*, vol. 57, no. 2, pp. 505–514, Feb. 2010.
- [7] K. B. Park, G. W. Moon, and M. J. Youn, "Two-transformer current-fed converter with a simple auxiliary circuit for a wide duty range," *IEEE Trans. Power Electron.*, vol. 26, no. 7, pp. 1901–1912, Jul. 2011.
- [8] F. J. Nome and I. Barbi, "A ZVS clamping mode-current-fed push-pull DC-DC converter," in *Proc. IEEE*

EE Int. Symp. Ind. Electron, vol. 2, 1998, pp. 617–621.

[9] V. Yakushev, V. Meleshin, and S. Fraidlin, “Full-bridge isolated current fed converter with active clamp,” in Proc. IEEE Appl. Power Electron. Conf. Expo., vol. 1, 1999, pp. 560–566.

[10] R. Watson and F. C. Lee, “A soft-switched, full-bridge boost converter is employing an active clamp circuit,” in Proc. IEEE Conf. Power Electron. Spec. Conf. Rec., vol. 2, 1996, pp. 1948–1954.

[11] S. Han, H. Yoon, G. Moon, M. Youn, Y. Kim, and K. Lee, “A new active clamping zero-voltage switching PWM current-fed half-bridge converter,” IEEE Trans. Power Electron., vol. 20, no. 6, pp. 1271–1279, Nov. 2005.

[12] J. Kwon and B. Kwon, “High step-up active-clamp converter with input current doubler and output-voltage doubler for fuel cell power systems,” IEEE Trans. Power Electron., vol. 1, no. 1, pp. 108–115, Jan. 2009.

[13] H. Kim, C. Yoon, and S. Choi, “An improved current-fed ZVS isolated boost converter for fuel cell application,” IEEE Trans. Power Electron., vol. 25, no. 9, pp. 2357–2364, Sep. 2010.

[14] C. D. Davidson, “Zero voltage switching isolated boost converter topology,” in Proc. IEEE 33rd Int. Telecommun. Energy Conf., Oct. 2011, pp. 1–8.

Author’s profile:



T Vasanth Naik, Received B. Tech. in Electrical and Electronics Engineering From Ananthi Institute of Technology in 2014, Currently Pursuing M.Tech. (Power Electronics and

Electrical Drives) From Anurag College of Engineering, Aushapur(v), Ghatkesar(m), R.R DIST, Telangana.



R. Rekha, at present she is an Assistant Professor in the department of EEE in Anurag College of Engineering, Ranga Reddy Telangana, India. Received B. Tech. degree in EEE from CVSR College of Engineering in 2008. Received M. Tech. degree in CVSR College of Engineering, 2011.