

Power Factor Improvement and Speed Control of SRM Drive Closed Loop

B. Uma Devi

M-tech Student Scholar

Department of Electrical & Electronics Engineering,
KLR Of College Engineering & technology, paloncha,
Bhadradi Kothagudem(Dt); Telangana, India

V. Naresh Kumar

Assistant Professor

Department of Electrical & Electronics Engineering,
KLR Of College Engineering & technology, paloncha,
Bhadradi Kothagudem (Dt); Telangana, India

Abstract: This concept deals with an input power quality improvement in an Asymmetric Converter based switched reluctance motor (SRM) drive at ac mains using a Reactor circuit. Normally an asymmetric converter is used as a power converter for SRM drive. Conventionally three phase ac mains fed bridge rectifier is used as a dc source to feed this power converter which produces high content of harmonics at ac mains with a very low power factor. The proposed circuits with an asymmetric converter fed SRM drive enhance the power factor at ac mains with low current harmonics. By this method we can get almost constant dc link voltage which can be applied to the converter. The proposed SRM drive is modeled and its. The performance of the reactor circuit topology is compared with a conventional SRM drive to demonstrate improved power quality at ac mains. Switched reluctance motors (SRM) are used in number of variable speed application. This motor is rugged, reliable, requires low maintenance and its fault tolerant. The main disadvantage of this motor is that it requires power converters for its operation. Many types of power converters for SRM drive are reported in the literature. These converters need stable dc supply for its operation. Various converter topologies are available to energize the phase of the SRM but most effective & commonly used topology is two switched per phase asymmetric converter. There are many converter topologies are published in the literature. The objectives of the topologies are to reduce the number of switches per phase, reduce the cost of converter and firing circuit. The performance of proposed reactor circuit fed SRM drive has been compared with the conventional DBR based SRM drive. This concept can be implemented by further by improving the PF and speed control of SRM Drive performance is simulated in Matlab/Simulink environment

I INTRODUCTION

Switched reluctance motors (SRM) are used in number of variable speed application. This motor is rugged, reliable, requires low maintenance and its

fault tolerant. The main disadvantage of this motor is that it requires power converters for its operation. Many types of power converters for SRM drive are reported in the literature [1]. These converters need stable dc supply for its operation. Various converter topologies are available to energize the phase of the SRM but most effective & commonly used topology is two switched per phase asymmetric converter. There are many converter topologies are published in the literature. The objectives of the topologies are to reduce the number of switches per phase, reduce the cost of converter and firing circuit [3]. For the simplicity and to get full flexibility in simulation of SRM drive the asymmetric converter topology is used. The main drawback of this configuration is that the supply current drawn has high content of harmonics with very low input power factor. The supply current can be made sinusoidal by circulating third harmonic current through ac side of the diode bridge rectifier. The third harmonic current is generated by modulating dc link current and feed back through ac side of diode bridge rectifier by current injection network. The proposed topology for SRM drive system is capable of improving the power factor ity with low Total Harmonic Distortion (THD) of supply current and keeps the dc link capacitor voltage almost constant.

II SYSTEM CONFIGURATION

For proposed reactor circuit are the combination of a resistor, a transformer & an inductor. The proposed circuit is shown in fig.1. The input supply nature is 3-phase ac source, having ea, eb & ec are the concerned phase voltages & e_{ab} , e_{bc} & e_{ca} are the corresponding line voltages. This circuit topology uses both the voltage in such a manner that the 5th harmonic component of the output voltage will be decreased by a remarkable magnitude. The proposed reactor circuit will improve the power quality by the variation of the value of resistance connected in a proposed circuit.




Fig. 1. Basic structure of a proposed reactor circuit




Fig. 2. Phasor diagrams of the fundamental and the 5th harmonic component of the voltage (a) is a phasor diagram of the fundamental voltages, and (b) is that of 5th harmonic voltages




Fig.3 Basic structure for SRM drive with one phase excitation
III OPERATION PRINCIPLE OF A REACTOR CIRCUIT

The basic structure of the proposed reactor circuit is shown in fig 1. Which are going to introduced between 3-phase ac source & the Switched Reluctance Motor drive. The circuit includes a series connected inductor (L), a transformer (T) & resistor (R). The phase sequence of the 3-phase ac source is $e_a e_b e_c$. The reactor circuit transformer has primary winding (N), which is connected across the line voltage e_{ab} & secondary winding (n) is connected to a phase e_c . The inductance is connected between phase-a & primary winding similarly the resistance is connected between the phase-c & secondary winding. The currents in the winding N & n are i_N & i_n respectively. The output voltage E_o will obtained across the output terminals as the phase voltages & line voltages of fundamental & 5th harmonic components are shown. In this diagram e_{a1} , e_{b1} and e_{c1} indicates the phase voltages, and e_{ab1} , e_{bc1} and e_{ca1} indicates the line voltages. Similarly the e_{a5} , e_{b5} and e_{c5} indicates the phase voltages, having the phase order of $e_{a5} e_{c5} e_{b5}$, and e_{ab5} , e_{bc5} and e_{ca5} indicates the line voltages. In the angular frequency of ω rad/sec in the direction of arrow with phase sequence of $e_a e_b e_c$ & fig-2(b) the angular frequency of 5ω rad/sec in the same direction with the phase sequence of $e_{a5} e_{b5} e_{c5}$. By the analysis of fig-3.2 we can conclude that the phase angle between e_{c1} with e_{ab1} & e_{c5} with e_{ab5} are $\pi/2$ rad but there is a difference the nature i.e. e_{c1} leads e_{ab1} & e_{c5} lags e_{ab5} . The voltage e_{ab} is the phasor sum of e_{ab1} and e_{ab5} similarly e_c is the phasor sum of e_{c1} and e_{c5} When there is a 5th harmonic component induced voltage e_{c5} supplies a current i_N in series connected inductor, this will compensate the 5th harmonic component of e_o because e_{ab5} is cancelled by the induced voltage of inductance L due to the current i_N .




Fig. 4 Circuit configuration of a filter circuit

After applying the proposed configuration, if we consider that the amplitude of fundamental voltage of e_{ab} be E_1 and 5th harmonic voltage of e_{ab} be E_5 then as per the phasor diagram the equation of e_{ab} & e_c are as follows

$$e_{ab} = E_1 e^{j\omega t} + E_5 e^{j5\omega t} \quad (1)$$

$$e_c = j(E_1/\sqrt{3})e^{j\omega t} - j(E_5/\sqrt{3})e^{j5\omega t} \quad (2)$$

Furthermore, if we assume that the characteristics of the elements like transformer T and the inductance L are having ideal characteristics, then the next step equations are formalized in the circuit as

$$e_o = e_{ab} - L(di_N/dt) \quad (3)$$

$$e_c = Ri_n - (n/N)e_o \quad (4)$$

$$ni_n = Ni_N \quad (5)$$

By applying equation (3) to (5), and assume that there are two constants coefficients are $K=n/N$ and $\tau=L/R$. If we include them then the in next equations are as redefined as

$$K^2\tau(de_o/dt) + e_o = e_{ab} - k\tau(de_{ab}/dt) \quad (6)$$

By solving equation (1), (2) and (6), the output voltage of reactor circuit e_o is as follows:

$$e_o = \left[\frac{1 + (k\omega\tau/\sqrt{3})}{1 + K^2\omega\tau} \right] E_1 e^{j\omega t} + \left[\frac{1 - (5k\omega\tau/\sqrt{3})}{1 + j5K^2\omega\tau} \right] E_5 e^{j5\omega t} \quad (7)$$

After the analysis of equation (7), we can conclude that the magnitude of 5th harmonic voltage of e_o depends on the magnitude of coefficient τ & k . The 5th harmonic component of e_o can be zero by using the proper values of the variables. So by

using this specific feature we can remove the 5th harmonic voltages of 3-phase ac source.

3.4 PROPOSED SYSTEM BLOCK DIAGRAM




Fig.5 Proposed SRM drive with reactor circuit

The proposed scheme for the SRM drive fed by a new reactor circuit based PFC converter shown in Fig.5. The front end proposed reactor circuit suppress the 3rd & 5th harmonics from current drawn by the drive. An asymmetric machine converter is connected between universal DBR and Switched reluctance motor. A high frequency MOSFET of suitable rating is used in the machine converter for its high frequency operation whereas an IGBT's (Insulated Gate Bipolar Transistor) are used in the VSI for low frequency operation. The proposed scheme maintains high power factor and low THD of the AC source current while controlling rotor speed equal to the set reference speed.

V. SIMULATIONS RESULTS




Fig 6 Matlab/Simulink circuit of conventional srm drive without power factor




Fig 7 Matlab/Simulink wave form of current, torque and speed conventional srm drive without pf




Fig 8 FFT Analysis srm drive without power factor




Fig 9 Matlab/Simulink circuit of conventional srm drive with power factor




Fig 10 Matlab/Simulink circuit wave form of current, torque and speed conventional srm drive with pf




Fig 11 FFT Analysis srm drive with power factor




Fig 12 Matlab/Simulink circuit of proposed closed loop srm drive with power factor




Fig 13 Matlab/Simulink circuit wave form of current, torque and speed conventional srm drive with closed loop

CONCLUSION

The proposed reactor circuit fed asymmetrical converter-based Switched reluctance motor drive has been designed and modeled in MATLAB/Simulink environment. The performance of proposed reactor circuit fed SRM drive has been compared with the conventional DBR based SRM drive. The proposed circuit has reduced the THD of supply current to less than 5%. The ripples in dc link voltage have been found negligible and the voltages across the capacitors are observed to be almost constant which is needed for the proper operation of the SRM. The power factor at the front end side has been also near to unity for different value of the source voltages. The THD of ac supply current have been maintained within IEEE- 519 standard with a high power factor.

REFERENCES

- [1] S. Vukosavic and V.R. Stefanovic, "SRM Inverter Topologies: A Comparative evaluation", IEEE Trans. On Industry Applications, vol. 27, no. 6, pp 1034-1047, Nov/Dec 1991.
- [2] Pollock and B.W. Williams, "Power converter circuit for switched reluctance motors with the minimum number of switches" in Proc. Inst. Elect. Eng., vol. 137, pt. B, no. 6, 1990, pp. 373-384.
- [3] Neto, R.M.F., Tofoli, F.L., de Freitas, L.C., "A high power factor half bridge double boost converter without commutation losses", IEEE Trans. Ind. Electron., 2005, 52, (5), pp. 1278-1285.
- [4] Mohan N., Undeland, T.M., Robbins, W.P.: "Power Electronics: Converters, applications and design" (John Wiley & Sons, 2007), p.493.

[5] S. Okanuma and A. Hayasaka, "A new reactor circuit to remove the 5th harmonic voltage of a three-phase circuit", IEEE Transaction on Magnetics, Vol. 33, No: 5, September 1997, Page(s): 3328-3330.

[6] IEEE Guide for harmonic control and reactive compensation of static power converters, IEEE Standard 519-1992.

AUTHOR'S PROFILE



BHUKYA UMA DEVI received B.Tech degree in Electrical and Electronics Engineering from Abdulkalam Institute of Technological Sciences, Vepalagadda, khammam, Kothagudem, Telangana. And currently pursuing M.Tech in Power Electronics & Electrical Drives at KLR College of Engineering & Technology, Paloncha, Bhadradi Kothagudem, T.S. My areas of interest are Power Systems, and control systems, Electrical Machine.



V.Naresh Kumar Working as Assistant Professor in Electrical and Electronics Engineering at KLR College of Engineering & Technology, Paloncha, Khammam, T.S, He received the B.Tech Degree in Electrical and Electronics Engineering from Adams Engineering College, Paloncha, JNTUH, T.S, and he received P.G. In Electrical and Electronics Engineering as Electrical Power Systems is Specialization at Abdulkalam Institute of Technological Sciences, Kothagudem, Khammam, T.S, He has a Teaching Experience of 4 years. His Areas of Interest are Power Systems, Control systems and Electrical Machines



Dr.P.SurendraBabu is currently working as Professor and Head of Electrical and Electronics Engineering Department at the KLR College of Engineering & Technology, Paloncha, Telangana. He obtained his Ph.D Degree in Electrical Engineering in the power Electronic Devices applied to Power Systems from JNTU college of Engineering, Kakinada, Andhra Pradesh. He has an Experience of over 14 Years in teaching, undergraduate and Post Graduate classes in the areas of Electrical Machines, Power Systems, Power Electronics and Applications, Network Theory, Drives and etc, as a taken of his credit. He has contributed over 54 papers in various

national and International Journals and Conferences. He is currently an Editorial Board member and Reviewer for IJETT, IJEEER, IJAET, IJAREEIE, IJRET and also he is the author of Two Text books i.e., Electrical Technology, Electrical Power System