

Cascaded 2-Level Inverter Based STATCOM for High Power Applications

¹Shaik Mateen, ²MD.Kamran Shams, ³Abdul Faizan Shaik, ⁴MD.Idreesh Ali Siddique, ⁵R.Venkat Krishna, ⁶Shanker Babu
^{1,2,3,4}B.Tech Student, ⁵Asst.Professor, ⁶Professor
^{1,2,3,4,5,6}Department Of Electrical & Electronics Engineering
Lords Institute Of Engineering And Technology
Hyderabad, Telangana, India.

ABSTRACT: *This paper presents a simple STATCOM scheme using a cascaded two-level inverter-based multilevel inverter. The proposed topologies have two VSI based two-level inverters are connected in cascade through open-end windings of a three-phase transformer and filter elements. Converter fed dc-link voltages is regulates at different levels to obtain four-level operation. The proposed STATCOM multilevel inverter has operates under MATLAB/SIMULINK environment and the results are verified in balanced and unbalanced conditions. Further, stability behavior of the topology is investigated. The dynamic model is developed and transfer functions are derives under different conditions. The system behaviors are analyzing under various operating conditions.*

KEYWORDS: *DC-link voltage balance, multilevel inverter, power quality (PQ), static compensator (STATCOM).*

I. INTRODUCTION

In recent years, the custom power technology, the low-voltage counterpart of the more widely known flexible ac transmission system (FACTS) technology, aimed at high-voltage power transmission applications, has emerged as a credible solution to solve many of the problems relating to continuity of supply at the end-user level. Both the FACTS and custom power concepts are directly credited to EPRI [1], [2]. At present, a wide range of very flexible controllers, which capitalize on newly available power electronics components, are emerging for custom power applications. Among these, STATCOM is popularly accepted as a reliable reactive power controller replacing conventional var compensators, such as the thyristor-switched capacitor (TSC) and thyristor-controlled reactor (TCR). This device provides reactive power compensation, active power oscillation damping, flicker attenuation, voltage regulation, etc. [3][4]and [5]. The VSC connected in shunt with the ac system provides a multifunctional topology which can be used for up to three quite distinct purposes [6][7].

1. Voltage regulation and compensation of reactive power
2. Correction of power factor
3. Elimination of current harmonics

Here, such device is employed to provide continuous voltage regulation using an indirectly controlled converter. The single line diagram is shown in fig :1




Fig:1 single line diagram of the test STATCOM.

Generally, in high-power applications, Var compensation is achieved using multilevel inverters [8]. These inverters consist of a large number of dc sources which are usually realized by capacitors. Hence, the converters draw a small amount of active power to maintain dc voltage of capacitors and to compensate the losses in the converter. However, due to mismatch in conduction and switching losses of the switching devices, the capacitors voltages are unbalanced. Balancing these voltages is a major research challenge in multilevel inverters.

Various control schemes using different topologies are reported in [9]–[10]. Static Var compensation by cascading conventional multi-level/two level inverters is an attractive solution for highpower applications. The topology consists of standard multilevel/two- level inverters connected in cascade through open-end windings of a three-phase transformer. Such topologies are popular in high-power drives [11]. One of the advantages of this topology is that by maintaining asymmetric voltages at the dc links of the inverters, the number of levels in the output voltage waveform can be increased. This improves PQ [12]. Therefore, overall control is simple compared to conventional multilevel inverters. Various var compensation schemes based on this topology are reported in [13]–[14]. In [12], a three-level inverter and two level inverter are connected on either side of the transformer low voltage winding. The dc-link voltages are maintained by separate converters. In [15], three-level operation is obtained by using standard two-level inverters. The dc-link voltage balance between the inverters is affected by the reactive power supplied to the grid. In this paper, a static var compensation scheme is proposed for a cascaded two-level inverter-based multilevel inverter. The topology uses standard two-level inverters to achieve multilevel operation. The dc-link voltages of the inverters are regulated at asymmetrical levels to obtain four-level operation. To verify the efficacy of the proposed

control strategy, the simulation study is carried out for balanced and unbalanced supply-voltage conditions. The dc-link voltages of two inverters collapse for certain operating conditions when there is a sudden change in reference current. In order to investigate the behaviour of the converter, the complete dynamic model of the system is developed from the equivalent circuit. The model is linearized and transfer functions are derived from proposed system.

II. CASCADED INVERTER-BASED MULTILEVEL STATCOM

Fig. 2 shows the circuit topology of the cascaded two-level inverter-based multilevel STATCOM using standard twolevel inverters. The inverters are connected on the low-voltage (LV) side of the transformer and the high-voltage (HV) side is connected to the grid.




Fig2: Three phase source to load with cascaded multilevel inverter

The dc-link voltages of the inverters are maintained constant and modulation indices are controlled to achieve the required objective.

A: LOAD VOLTAGE CONTROL AND VSC MODULATION

Fig:3 diagram shows the control block for STATCOM in [10], [11], that the closed-loop control is achieved using voltage and current feedback loops. In this paper, a simple output voltage feedback control is used for the control of the load bus voltage. In this scheme, the actual load voltage is fed back and compared with the reference voltage.




Fig.3 controller circuit

The error so obtained is passed through the proportional plus low-pass-filtered derivative controller to produce a switching function. The s-domain representation of the controller transfer function between the output switching function and the input error function is defined as

$$G_c(s) = \frac{G_c(s)}{e_f(s)} = k_p + \frac{k_d s}{sT_d + 1}$$

$$G_d(s) = \frac{u}{1 + T_d s}$$

where the error function is defined as . The constants k_p and k_d are the proportional and derivative gains, respectively. The derivative action is associated with the first-order low-pass filter to limit the application of the high-frequency noise and disturbances. The low-pass filtering action depends upon the filter coefficients. The switching function so obtained is modulated following the phase-shifted multicarrier PWM for the cascaded multilevel converter as given in [17]. The equivalent modulation method used with the two-level converter can be implemented as [11]. The effect of the high-frequency switching due to modulation is modelled as a first-order lag. Therefore, in steady state, the

modulation process is defined by a transfer function that consists of a fixed gain and a $1 + T_d s$ delay function .

B. DC-Link Balance Controller

The active power transfer between the source and inverter depends on and is usually small in the inverters supplying var to the grid [1]. Therefore, the Q -axis reference voltage component of inverter-2 is derived to control the dc-link voltage of inverter-2 as, The -axis reference voltage component of inverter-1 is obtained as

$$e_1 = \sqrt{e_d^2 + e_q^2}$$

It results in four-level operation in the output voltage and improves the harmonic spectrum. The reference voltages generated for inverter-2 are in phase opposition to that of inverter-1. From the reference voltages, gate signals are generated using the sinusoidal pulse-width modulation (PWM) technique [15]. Since the two inverters' reference voltages are in phase opposition, the predominant harmonic appears at double the switching frequency.

C. Unbalanced Conditions

As a result, negative-sequence voltage appears in the supply voltage. This causes a double supply frequency component in the dc-link voltage of the inverter. This double frequency component injects the third harmonic component

in the ac side [17]. Moreover, due to negative-sequence voltage, large negative-sequence current flows through the inverter which may cause the STATCOM to trip [16][18]. Therefore, during unbalance, the inverter voltages are controlled in such a way that either negative-sequence current flowing into the inverter is eliminated or reduces the unbalance in the grid voltage. In the latter case, STATCOM needs to supply large currents since the interfacing impedance is small. This may lead to trip- ping of the converter.

III. SIMULATION RESULTS

Table:1 Simulation parameter

Parameters	Value (units)
Rated Power	4MVA
Transformer voltages	11kV, 6.6kV
Fundamental Frequency	50Hz
Carrier frequency	2.4kHz
Sampling frequency	15kHz
Inductance (per phase)	18%
Dc link capacitance	75mf
Transformer resistance	3%

The proposed STATCOM based two level inverter system is studied using MATLAB/SIMULINK. The overall system configuration and controller are shown in fig 4(a), (b) & (c) for balanced and unbalanced condition. The simulation study is carried out using. The system parameters are given in Table I. In fault condition, a single-phase-toground fault is

created at time=1.2s to 1.5s, on the phase of the HV side of the 33/11-kV transformer. The fault is cleared after 0.3s. Fig. 5(a) (b) and (c) are shows Balanced Single line to ground fault (voltage & current), d-q the-axes components of negative-sequence current and PCC Voltage of the converter. These currents are regulated at zero during the fault condition. Fig. 6(a) (b) and (c) are shows unbalanced Single line to ground fault (voltage & current), dq the-axes components of negative-sequence current and PCC Voltage of the converter.





Fig4(a):Circuit diagram for balanced condition



Fig(b):Circuit diagram for unbalanced condition




Fig 4(c): Controller circuit diagram




Fig 5(a): Balanced Single line to ground fault(voltage & current)




Fig 5(b): Balanced D and Q axis current




Fig 5(c) :Balanced PCC Voltage




Fig 6(a) :Balanced Single line to ground fault(voltage)




Fig 6(b): BalancedPCC Voltage




Fig 6(c): unbalanced Dc link voltage (Dc1 and DC 2)

V. CONCLUSION

A simple STATCOM scheme using a cascaded two-level inverter-based multilevel inverter is presented in this paper. The proposed topologies have two VSI based two-level inverters are connected in cascade through open-end windings of a three-phase transformer and filter elements. Converter fed dc-link voltages is regulated at different levels to obtain four-level operation. The proposed STATCOM multilevel inverter has operated under MATLAB/SIMULINK environment and the results are verified in balanced and unbalanced conditions. Further, stability behavior of the

topology is investigated. The dynamic model is developed and transfer functions are derived. The system behavior is analyzed for various operating conditions.

REFERENCES

- [1] Leon, J.M.Mauricio, J. A. Solsona, and A. Gomez-Exposito, "Software sensor-based STATCOM control under unbalanced conditions," *IEEE Trans. Power Del.*, vol. 24, no. 3, pp. 1623–1632, Jul. 2009.
- [2] Shukla, A. Ghosh, and A. Joshi, "Hysteresis current control operation of flying capacitor multilevel inverter and its application in shunt compensation of distribution systems," *IEEE Trans. Power Del.*, vol. 22, no. 1, pp. 396–405, Jan. 2007.
- [3] Blazic and I. Papic, "Improved D-statcom control for operation with unbalanced currents and voltages," *IEEE Trans. Power Del.*, vol. 21, no. 1, pp. 225–233, Jan. 2006.
- [4] Singh, R. Saha, A. Chandra, and K. Al-Haddad, "Static synchronous compensators (STATCOM): A review," *IET Power Electron.*, vol. 2, no. 4, pp. 297–324, 2009.
- [5] based control strategy for balancing individual dc capacitor voltages in cascade multilevel inverter-based STATCOM," *IEEE Trans. Ind. Electron.*, vol. 56, no. 6, pp. 2259–2269, Jun. 2009.
- [6] Schauder and H. Mehta, "Vector analysis and control of advanced static Var

- compensators,” in *Proc. Inst. Elect. Eng. C*, Jul. 1993, vol. 140, no. 4, pp. 299–305.
- [7] H. Akagi, H. Fujita, S. Yonetani, and Y. Kondo, “A 6.6-kV transformerless STATCOM based on a five-level diode-clamped PWM converter: System design and experimentation of a 200-V 10-kVA laboratory model,” *IEEE Trans. Ind. Appl.*, vol. 44, no. 2, pp. 672–680, Mar./Apr. 2008.
- [8] H. Akagi, S. Inoue, and T. Yoshii, “Control and performance of a transformerless cascaded PWM STATCOM with star configuration,” *IEEE Trans. Ind. Appl.*, vol. 43, no. 4, pp. 1041–1049, Jul./Aug. 2007.
- [9] H.P. Mohammadi and M.T. Bina, “A transformerless medium-voltage STATCOM topology based on extended modular multilevel converters,” *IEEE Trans. Power Electron.*, vol. 26, no. 5, pp. 1534–1545, May 2011.
- [10] K. K. Mohaptra, K. Gopakumar, and V. T. Somasekhar, “A harmonic elimination and suppression scheme for an open-end winding induction motor drive,” *IEEE Trans. Ind. Electron.*, vol. 50, no. 6, pp. 1187–1198, Dec. 2003.
- [11] K. R. Padiyar and A. M. Kulkarni, “Design of reactive current and voltage controller of static condenser,” *Elect. Power Energy Syst.*, vol. 19, no. 6, pp. 397–410, 1997.
- [12] M. K. Mishra, A. Ghosh, and A. Joshi, “Operation of a DSTATCOM in voltage control mode,” *IEEE Trans. Power Del.*, vol. 18, no. 1, pp. 258–264, Jan. 2003.
- [13] N. N. V. SurendraBabu, D. Apparao, and B. G. Fernandes, “Asymmetrical dc link voltage balance of a cascaded two level inverter based STATCOM,” in *Proc., IEEE TENCN, 2010*, pp. 483–488.
- [14] R. Gupta and A. Ghosh, “Frequency-domain characterization of sliding mode control of an inverter used in DSTATCOM application,” *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 53, no. 3, pp. 662–676, Mar. 2006.
- [15] R. Gupta, A. Ghosh, and A. Joshi, “Switching characterization of cascaded multilevel inverter controlled systems,” *IEEE Trans. Ind. Electron.*, vol. 55, no. 3, pp. 1047–1058, Mar. 2008.
- [16] X. Kou, K. A. Corzine, and M. W. Wieleski, “Over distortion operation of cascaded multilevel inverters,” *IEEE Trans. Ind. Appl.*, vol. 42, no. 3, pp. 817–824, May/Jun. 2006.
- [17] Kawabata, N. Yahata, M. Horii, E. Egiogu, and T. Kawabata, “SVG using open winding transformer and two inverters,” in *Proc., 35th Annual IEEE Power Electron. Specialists Conf., 2004*, pp. 3039–3044.
- [18] Y. Suh, Y. Go, and D. Rho, “A comparative study on control algorithm for active front-end rectifier of large motor drives under unbalanced input,” *IEEE Trans. Ind. Appl.*, vol. 47, no. 3, pp. 825–835, May/Jun. 2011.