

# Design of High Speed Brent Kung Carry Select Adder

O. Siva Abhilash

M. Tech., E.C.E Department A.K.R.G College of Engineering & Technology Nallajerla, A.P. India

K. Chaitanya Lakshmi

Assistant Professor, E.C.E Department A.K.R.G College of Engineering & Technology Nallajerla, A.P. India

**ABSTRACT-** In this paper, Carry Select Adder (CSA) architectures are proposed using parallel prefix adders. Instead of using dual Ripple Carry Adders (RCA), parallel prefix adder i.e., Brent Kung (BK) adder is used to design Regular Linear CSA. Adders are the basic building blocks in digital integrated circuit based designs. Ripple Carry Adder (RCA) gives the most compact design but takes longer computation time. The time critical applications use Carry Look-ahead scheme (CLA) to derive fast results but they lead to increase in area. Carry Select Adder is a compromise between RCA and CLA in term of area and delay. Delay of RCA is large therefore we have replaced it with parallel prefix adder which gives fast results. In this paper, structures of 16-Bit Regular Linear Brent Kung CSA, Modified Linear BK CSA are designed. Memory used and delay of all these adder architectures are calculated at different input voltages.

**Keywords -** Brent Kung (BK) adder, Ripple Carry Adder (RCA), Modified Linear BK Carry Select Adder.

## I. INTRODUCTION

An adder is a digital circuit that performs addition of numbers. In many computers and other kinds of processors, adders are used not only in the arithmetic logic unit, but also in other parts of the processor, where they are used to calculate addresses, table indices, and similar operations. Addition usually impacts widely the overall performance of digital systems and an arithmetic function. Adders are used in multipliers, in DSP to execute various algorithms like FFT, FIR and IIR.

Millions of instructions per second are performed in microprocessors using adders. So, speed of operation is the most important constraint. Design of low power, high speed data path logic systems are one of the most essential areas of research in VLSI. In CSA, all possible values of the input carry i.e. 0 and 1 are defined and the result is evaluated in advance. Once the real value of the carry is known the result can be easily selected with the

help of a multiplexer stage. Conventional Carry Select Adder [1] is designed using dual Ripple Carry Adders (RCAs) and then there is a multiplexer stage. Here, one RCA ( $C_{in}=1$ ) is replaced by Brent Kung adder. As, RCA (for  $C_{in}=0$ ) and Brent Kung adder (for  $C_{in}=1$ ) consume more chip area, so an add-one scheme i.e., Binary to Excess-1 converter is introduced. Also the CSA [2] are designed using Brent Kung adder in order to reduce the power and delay of adder. In this paper, Modified Carry select Adder using Brent Kung adder is proposed using single BK and BEC instead of dual RCAs in order to reduce the power consumption with small penalty in speed.

## II. PARALLEL PREFIX ADDERS

Parallel prefix adders [3] are used to speed up the binary additions as they are very flexible. The structure of Carry Look Ahead Adder (CLA) is used to obtain parallel prefix adders [4]. Tree structures are used to increase the speed [5] of arithmetic operation. Parallel prefix adders are used for high performance arithmetic circuits in industries as they increase the speed of operation. The construction of parallel prefix adder [6] involves three stages:

1. Pre- processing stage
2. Carry generation network
3. Post processing stage

### PRE-POSSESSING STAGE

Generate and propagate signals to each pair of inputs A and B are computed in this stage. These signals are given by the following equations:

$$P_i = A_i \text{ xor } B_i \text{ ---- (1)}$$

$$G_i = A_i \text{ and } B_i \text{ ---- (2)}$$

### CARRY GENERATION NETWORK

In this stage, we compute carries equivalent to each bit. Implementation of these operations is carried out in parallel. After the computation of carries in parallel they are segmented into smaller pieces. Carry propagate and

generate are used as intermediate signals which are given by the logic equations 3 & 4

$$CP_{i,j} = P_{i,k+1} \text{ and } P_{k,j} \text{ ----- (3)}$$

$$CG_{i,j} = G_{i,k+1} \text{ or } (P_{i,k+1} \text{ and } G_{k,j})$$

The Operations involved in fig: 1 is given as:

$$CP_0 = P_i \text{ and } P_j \text{ -----3(i)}$$

$$CG_0 = (P_i \text{ and } G_j) \text{ or } G_i \text{-----3(ii)}$$




Fig 1: Carry Network

### POST PROCESSING STAGE

This is the concluding step to compute the summation of input bits. It is common for all the adders and the sum bits are computed by logic equation 5 & 6:

$$C_{i-1} = (P_i \text{ and } C_{in}) \text{ or } G_i \text{ --- (4)}$$

$$S_i = P_i \text{ xor } C_{i-1} \text{ --- (5)}$$

### III. BRENT-KUNG ADDER

Brent-Kung adder [7] is a very well-known logarithmic adder architecture that gives an optimal number of stages from input to all outputs but with asymmetric loading on all intermediate stages. It is one of the parallel prefix adders. Parallel prefix adders are unique class of adders that are based on the use of generate and propagate signals. The cost and wiring complexity is less in Brent Kung adders. But the gate level depth of Brent-Kung adders [8] is  $O(\log_2(n))$ , so the speed is lower.

Regular Linear Brent Kung Carry Select Adder uses single Ripple Carry Adder (RCA) for  $C_{in}=1$  and Brent Kung adder for  $C_{in}=0$  and so it consumes more area. To solve this problem add-one schemes like gray cell have been introduced. Using gray cell, Regular Linear BK CSA is modified in order to obtain a reduced area and power consumption.




Fig. 2 16-Proposed System

### IV. RESULTS

The output waveform is shown in below figure for proposed system.




Fig. 3 Simulated Waveform of Brent Kung Adder

### COMPARISON TABLE:

	DELAY (ns)	MEMORY (KB)
EXISTED SYSTEM	17.343	209
PROPOSED SYSTEM	11.764	205

	Existed	Proposed
No. of Slices	75	57
No. of 4input LUTs	130	99
No. of bonded IOBs	163	149

## V. CONCLUSION

In this work, a Modified BK Carry Select Adder is proposed which is designed using single Brent Kung adder and Binary to Excess-1 Converter instead of using single Brent kung adder for  $C_{in}=0$  and Ripple Carry Adder for  $C_{in}=1$  in order to reduce the delay and power consumption of the circuit. Here, the adder architectures like Regular Linear BK CSA, Modified Linear BK CSA, and Regular BK CSA and Modified BK CSA are designed for 16-Bit word size only. This work can be extended for higher number of bits also. By using parallel prefix adder, delay and power consumption of different adder architectures is reduced. As, parallel prefix adders derive fast results therefore Brent Kung adder is used. The synthesized results show that power consumption of Modified BK CSA is reduced in comparison to Regular Linear CSA but with small speed penalty. The calculated results conclude that Modified BK Carry Select Adder is better in terms of power consumption when compared with other adder architectures and can be used in different applications of adders like in multipliers, to execute different algorithms of Digital Signal Processing like Finite Impulse Response, Infinite Impulse Response etc.

## VI. REFERENCES

- [1] Shivani Parmar and Kirat Pal Singh, "Design of High Speed Hybrid Carry Select Adder", IEEE's 3rd International Advance Computing Conference (IACC) Ghaziabad, ISBN: 978-1-4673-4527-9, 22-23 February 2013.
- [2] Yajaun He, Chip-Hong Chang, and Jiangmin Gu, "An area efficient 32-Bit carry-select adder for low power Applications," in Proc. IEEE International Symposium Circuits and Systems, vol. 4, pp. 4082-4085, 2005.
- [3] M. Snir, "Depth-Size Trade-Offs for Parallel Prefix Computation", Journal of Algorithms, Vol. 7, Issue-2, pp.185-201, June 1986.
- [4] David Jeff Jackson and Sidney Joel Hannah, "Modeling and Comparison of Adder Designs with Verilog HDL", 25th South-eastern Symposium on System Theory, pp.406-410, March 1993.
- [5] Belle W.Y. Wei and Clark D. Thompson, "Area-Time Optimal Adder Design", IEEE transactions on Computers, vol. 39, pp. 666-675, May 1990.
- [6] Y. Choi, "Parallel Prefix Adder Design", Proc. 17th IEEE Symposium on Computer Arithmetic, pp. 90-98, 27th June 2005.
- [7] J. M. Rabaey, "Digital Integrated Circuits- A Design Perspective", New Jersey, Prentice-Hall, 2001.
- [8] R. Brent and H. Kung, "A regular layout for parallel adders", IEEE Transaction on Computers, vol. C-31, no.3, pp. 260-264, March 1982.
- [9] Adilakshmi Siliveru, M. Bharathi, "Design of Kogge-Stone and Brent Kung adders using Degenerate Pass Transistor Logic", International Journal of Emerging Science and Engineering, Vol.-I, Issue-4, February 2013.
- [10] K. Saranya, "Low Power and Area-Efficient Carry Select Adder", International Journal of Soft Computing and Engineering, Vol.-2, Issue-6, January 2013.
- [11] Deepthi Obul Reddy and P. Ramesh Yadav, "Carry Select Adder with Low Power and Area Efficiency", international Journal of Engineering Research and Development, Vol. 3, Issue 3, pp. 29-35, August 2012.