

# Advanced Effective Risc Processor Design Using Built-In Self-Test Repair

M. ORMILA  
Dept. of E.C.E  
VIKAS GROUP OF COLLEGES  
NUNNA, VIJAYAWADA

G. SEKHAR REDDY  
Assistant Professor, Dept. of E.C.E  
VIKAS GROUP OF COLLEGES  
NUNNA, VIJAYAWADA

S. KISHORE BABU, M.Tech (Ph.D.)  
H.O.D, Dept. of E.C.E  
VIKAS GROUP OF COLLEGES  
NUNNA, VIJAYAWADA

**ABSTRACT:** Built-in self-test repair (BISTR) technique has been most widely used to test repair embedded RISC processor. This paper proposes a reconfigurable BISTR (ReBISTR) scheme to test repairing RISC processor with different sizes and redundancy organizations. An efficient redundancy BIST algorithm is proposed to allocate redundancies of defective RISC processor. In the ReBISTR, a reconfigurable built-in self-test and test repair redundancy analysis is (ReBIRA) design circuit is to perform the redundancy algorithm for various RISC. Also, an adaptive reconfigurable methodology is proposed to reduce the test repair setup time when the RISC are operated in normal mode. Due to the complexity of memory architectures, the possibility of occurring manufacturing defects is high. Hence memory testing is necessary. Built inSelf-Testrepair (BISTR) has been proven to be most cost-effective and widely used solutions for memory testing. BISTR technique is used to reduce test repair time. The design architecture is simulated in Xilinx ISE 14.7 tools.

**KEYWORDS:** SOC, BIST, BISTR, Test Pattern Generator, FPGA

## I. INTRODUCTION

Very Large Scale Integration (VLSI) has a dramatic technology impact on the growth of digital technology. VLSI has not only reduced the size and the cost but also increased the complexity size of the circuits.

These improvements have resulted in significant performance. But it creates some potential problems, which may retard the effective use and growth of future VLSI technology.

Fast Development of VLSI technology results in continuously increasing density of Memory chips. The exponential increase in density makes yield improvement and testing issues.

As the feature size of component shrinks, the sensitivity to faults is also increases. Built inSelf-Testrepair (BIST) can solve the memory testing problems, which increases the comfort predictability. Test patterns generated by a BIST controller can be either deterministic or pseudo random generation. Built inSelf-test and repair (BISTR) is the most efficient technique that is used to faults to be test repair and to improve the yield of memory. To increase memory yield the most of manufactures use incorporated redundancy to replace faulty cells.


Embedded RISC processor is one of the key component in modern complex system-on-chip (SOC) designs. Typically, RISC processor consists of many RAMs having with various sizes are included in SOC which they occupy a portion of the chip area. Further, RAMs are subject to elude design rules, such that they are more chance to manufacturing defects. That is, RAMs have more serious problems of design yield and reliability than any other embedded cores in to an SOC.

To make the RAM cores at a reasonable perfect yield level is the very vital for product SOC. Built-in self-test repair (BISTR) technique has been shown to improve the RAM yield most efficiently. Built-in redundancy-analysis (BIRA) algorithm is one of the key component of a BISTR scheme, and it is responsible for allocating redundancies of memory under test. Thus, the BIRA circuit is to have heavily influence on the test repair efficiency of the BISTR scheme.

## II. LITERATURE SURVEY

The MIPS processor is compilation of a lot many structures which are used as blocks of interconnection. The utilization of all these blocks is explained here.


1. *Instruction Memory:* This can simply be replaced by a



**Figure 1: Instruction Memory**


Read Only Memory (ROM). The instruction address is the address of particular instruction stored in the Memory. For the particular address respective instruction is saved in the ROM. It just reads the particular instructions from the required address. Hence this part in this work is replaced by an ROM.

2. Instruction Decoder Unit: This unit generally takes input as a 32-bit instruction and outputs all the required instructions and these specified values are input to next part of circuit. The block diagram of Instruction Decoder unit is shown here.




**Figure 2: Instruction Decoder**

3. Data Memory: This is the second memory of the MIPS. This memory can be used for both Read and Write applications. Hence this circuit can be replaced by a Random Access Memory. The input is the address and if read signal is enable it reads the data from the inputs memory location. If write signal is enable it writes the data into the input's memory location.




**Figure 3: Data Memory**

4. Sign Extend Unit: This unit is sign extension unit which inputs a 16 bit instruction as input and which gives 32 bit instruction as output. It is used for extending the immediate value.



**Figure 4: Sign Extend Unit**


5. Registers: This is the next block presiding the Instruction Decoder. It is useful for reading the Instruction and performing the reading or writing operations on the particular memory location.



**Figure 5: Registers**

### III. PROPOSED SYSTEM

ECC includes special test circuitry to detect and/or correct random faults (memory errors) in the stored data, using parity bits or error correction code.



**Figure 6 Block Diagram**

Embedded memory testing isn't new and because memory is used as a test vehicle for technology development, testing of memory has been well studied fairly. Nevertheless, such testing remains a major problem in embedded-core-based RISC processors of complex as well as in SOC. In so many cases, built-in self-tests are used to test embedded memory. However, several methods of testing are used in the designs of SOC. Repaired memory is also a key issue in SOC for large embedded memories.

There is diversity of internal faults can be occurred in semiconductor memories, causing various types of failures in the function of the memory. These faults to be detected necessarily to test the procedures can be classified as in any digital circuit test into three more classes i.e., parametric testing of DC, parametric testing of AC and testing of function.

Multiplexers, or MUX's, can be either circuit of digitals made up of switch digital used to logic gates which are high speed or binary data.

The rams are used to store data and reconfigurable rams are used to restore the correct data. First the operation is done with respective of their application and testing patterns are generated to test their operation.

Test controller will control the circuit with pattern generations and total details are stored in ram detail table in RISC.

The fault pulse acts as an activation signal for programming the array. The FA (fault asserted) indicates that a fault has been detected. The field of a word contains the faulty operation, here as the data field is programmed to contain the correct data which is compared with the memory output.

In this mode the input multiplexer connects test collar input for memory under test as generated by the BIST circuitry of controller. While detecting the memory locations as fault by the fault diagnosis module of BIST Controller, the redundancy array is programmed in the figure 6

Memory is used as a unit under test. Fault Diagnosis is used to compare the data that expected with the data in original. If any change is there, it gives that location address and actual data to the Redundant Logic Array as input. This Redundant Logic Array acts as the redundant memory. In this we will store the data and the address of the faulty locations of memory. In normal mode it compares normal input address with the existing faulty locations; for read and write operations redundant logic memory will be used if it matches. If it doesn't match it will use the memory which is in original for the operations of read and write. Output multiplexer is used to select one value from the Redundant memory and Memory depending whether it is faulty or not.

The total slices, LUTs, IOBs used is shown in below table 1.

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slices	12	960	1%
Number of 4 input LUTs	21	1920	1%
Number of bonded IOBs	43	108	39%

**TABLE 1 Slices, LUT's & IOB's**

The output waveform is shown in below figure 7, the four faulty rams are undergoes BIST test and then it produces faultless output of RISC processor.



Figure 7 Output Waveform

The delay and memory used reports are shown in below.

```
Timing Detail:
All values displayed in nanoseconds (ns)

Timing constraint: Default path analysis
Total number of paths / destination ports: 258 / 32
Delay: 11.883ns (Levels of Logic = 7)
Source: b<0> (PAD)
Destination: ram2<3> (PAD)
Data Path: b<0> to ram2<3>

Cell:in->out    fanout    Gate Delay    Net Delay    Logical Name (Net Name)
IBUF:I->O      1    1.218    0.595    b_0_IBUF (b_0_IBUF)
LUT3:I0->O     7    0.704    0.743    ge1/g1 (u<1>)
LUT3:I2->O     2    0.704    0.482    ge2/g_sw0 (N6)
LUT3:I2->O     6    0.704    0.844    ge2/g (u<2>)
LUT3:I0->O     4    0.704    0.762    ge18/g1 (u<18>)
LUT3:I0->O     2    0.704    0.447    ram2_3_and00001 (ram2_2_OBUF)
OBUF:I->O      3    3.272    0.000    ram2_3_OBUF (ram2<3>)

Total    11.883ns (8,010ns logic, 3,873ns route)
(67.4% logic, 32.6% route)

Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.63 secs
-->
Total memory usage is 239520 kilobytes
Number of errors : 0 ( 0 filtered)
Number of warnings : 91 ( 0 filtered)
Number of infos : 0 ( 0 filtered)
```

#### IV.CONCLUSION

The simulation results have shown that the ReBISR architecture is successfully able to implement new test algorithms. Implementation of a single test operation in one micro word ensures that any future test algorithms with any number of test operations per test element are successfully implemented using the current ReBISR architecture. Moreover, it provides a flexible approach as any new algorithm, other implemented using the same ReBISR hardware by changing the instructions in the RISC storage unit, without the need to redesign the entire circuitry. The Synthesis Report, Map Report, RTL Schematics are generated using Xilinx 14.7 i. The simulation results are generated and verified

#### V.REFERENCES

[1] "High-Density and High-Performance 6T-SRAM for System-on-Chip in 130 nm CMOS Technology",

W. Kong, R. Venkatraman, R. Castagnetti, F. Duan and S. Ramesh, VLSI Symposium, 2001.

[2] "Design-Manufacturing Interface in the Deep Submicron: Is Technology Independent Design Dead?" Carlo Guardiani, 1st Intl. Symposium on Quality of Electronic Design, March 20 - 22 , 2000, p. 447.

[3] Kim, Y. Zorian, G. Komoriya, H. Pham, F. P. Higgins, and J. L. Lweandowski, "Built in self repair for embedded high density SRAM," in Proc. Int. Test Conf. (ITC), Oct. 1998, pp. 1112-1119.

[4] M. Nicolaidis, N. Achouri, and S. Boutobza, "Optimal reconfiguration functions for column or data-bit built-in self-repair," in Proc. Conf. Des., Autom., Test Eur. (DATE), Munich, Germany, Mar. 2003, pp. 590-595.

[5] M. Nicolaidis, N. Achouri, and S. Boutobza, "Dynamic data-bit memory built-in self-repair," in Proc. IEEE/ACM Int. Conf. Comput.- Aided Des. (ICCAD), San Jose, CA, Nov. 2003, pp. 588-594.

[6] P. Ohler, S. Hellebrand, and H.-J. Wunderlich, "An integrated built-in self-test and repair approach for memories with 2D redundancy," in Proc. IEEE Eur. Test Symp. (ETS), Freiburg, May 2007, pp. 91-99.



**M. ORMILA** Studied B.Tech in Nova College of Engineering & Tech for Women's. Her area of interest is V.L.S.I design processor.



**G. SEKHAR REDDY** Studied B.Tech in SANA engineering college and M.Tech in GEETHAM UNIVERSITY. He has 5 years of teaching experience and now working as assistant professor in VIKAS GROUP OF COLLEGES. His area of interest is V.L.S.I design processor.



**S.KISHORE BABU** studied diploma in Sir C.R.R Polytechnic College, Eluru, B.Tech in S.R.K.R Engineering College, Bhimavaram and M.Tech in J.N.T.U ananthapur. He is Pursuing PH.D in Acharya Nagarjuna University, Guntur.