



Design And Implementation Of Improved PFC Bridgeless Converter Based multi Output SMPS For BLDC Drive

RAJESH.MONANGI

M-tech Student Scholar

Department of Electrical & Electronics

Engineering,

Visakha Institute of Engineering &

Technology,

Narava, A.P, India.

E-Mail: rajeshmonangi@gmail.com

L.MURALI MOHAN

Assistant Professor

Department of Electrical & Electronics

Engineering,

Visakha Institute of Engineering &

Technology,

Narava, A.P, India.

E-mail: Muralilodagala285@gmail.com

DR.B.SRINIVASA RAO

Professor & HOD

Department of Electrical & Electronics

Engineering,

Visakha Institute of Engineering &

Technology,

Narava, A.P, India.

E-Mail: vieteehod0915@gmail.com

Abstract – Major constraints while using motor drive system are efficiency and cost. Commutation in the conventional DC motors is carried out by commutator which is rotating part placed on the rotor and brushes. Due to these mechanical parts, conventional DC motor consist high amount of losses. Brushless DC (BLDC) Motors are very extensively used motors these days because of its advantages over conventional DC motors. Commutation is carried out with the help of solid-state switches in BLDC motor instead of mechanical commutator as in conventional DC motor. This improves the performance of the motor. BLDC motor draws non-linear currents from the source affecting the loads connected at the source point due to harmonic production. This harmonic production reduces the system efficiency and mainly stresses the loads connected at source point. BLDC drive system with power factor (PF) correction was discussed in this paper. In addition, BLDC motors boast a number of other advantages over brush DC motors and induction motors, including better speed versus torque characteristics; faster dynamic response; noiseless operation; and higher speed ranges. This paper deals with the design, analysis, simulation, and development of a power-factor-correction (PFC) multiple output switched-mode power supply (SMPS) using a bridgeless buck–boost converter at the front end. Single-phase ac supply is fed to a pair of back-to-back-connected buck–boost converters to eliminate the diode bridge rectifier, which results in reduction of conduction losses and power quality improvement at the front end. The performance of the proposed multiple-output SMPS is evaluated under varying input voltages and loads by simulating this circuit in MATLAB/Simulink environment.

Index Terms—Bridgeless buck–boost converter, discontinuous conduction mode (DCM), multiple output switched-mode power supply (SMPS), power factor (PF) correction (PFC), BLDC Motor.

I. INTRODUCTION

For a DC motor, supply will be DC type but the EMF should be AC type. This operation is done by commutator and brushes in a conventional DC motor. Commutator is mechanical part placed on the rotor segment for the purpose of commutation. This commutator along with

brushes produces wear and tear on the commutator surface and hence commutation might not be effective. Also this mechanical commutator produces high amount of losses. Since both brushes and commutator are good conductors, they produce copper losses. The wear and tear of the commutator surface produces sparks due to uneven current distribution. Sparks produces heat which is a major drawback. The above said disadvantages are mainly due to the presence of commutation process by commutator and brushes. Thus the disadvantages in a conventional DC motor can be overcome by eliminating brushes.

This led to the realization of motors without brushes called brushless DC (BLDC) motor [1, 2]. Electrical commutation in BLDC motor is carried out by electronic solid-state switches. Due to the usage of electronic switches for commutation, the drawbacks in conventional DC motor are eliminated thus improving the system performance. DC motors have very good speed control and especially BLDC exhibits many advantages [3, 4] over conventional DC motor like high efficiency, reliability, low acoustic noise, good dynamic response, lighter, improved speed-torque characteristics, higher speed range and requires very less maintenance.

(PM) AC machine with electronic commutator. Sensor less operation [5–7] of BLDC is also possible with the help of monitoring back EMF signals. Back EMF is proportional to the speed of the rotor. So, at starting condition of the motor or low speeds, sensor less operation needs additional set-up to control the rotor position. Basically BLDC motor has DC input supply. This input of DC supply needs to be inverted to AC type to drive stator windings of BLDC motor [8–12]. Due to these issues, improved-power-quality SMPSs are extensively being researched, which are expected to draw a sinusoidal input current at a high PF. Improvement in power quality also results in better reliability and enhanced efficiency [11]. To achieve a perceivable improvement in power quality, PF correction (PFC)

circuits are employed in these SMPSs at the utility interface point. Active power factor correction refers to the method of increasing PF by using active electronic circuits with feedback that control the shape of the drawn current. High-frequency switching techniques have been used to shape the input current waveform successfully [12].

Multiple output DC-DC converters are desirable for a variety of applications to reduce the number of power supplies, complexity, space and cost than a large number of single output converters. Now a days, a DC-DC converter consisting of two stages is becoming popular as the use of first stage eliminates the second harmonic voltage effect that is reflected at the output because of single phase AC mains input. The first stage converter can be a non-isolated DC-DC converter and the second stage should be an isolated DC-DC converter having multiple outputs. To reduce the complexity, cost and space, only a single output (the most sensitive one) is sensed and regulated by feedback control. Generally, in the front end, a diode bridge is used to convert AC mains voltage to unregulated DC voltage which results in poor power factor (PF). To compensate for this, in the present work, a DC-DC converter is used with power factor correction (PFC) circuit to meet the IEEE and IEC standards [13-14].

II. CONFIGURATION OF BRIDGELESS-CONVERTER-BASED MULTIPLE-OUTPUT SMPS

The system configuration of the proposed multiple-output SMPS is shown in Fig.1. Single-phase ac supply is fed to two buck-boost converters through an inductor-capacitor (L_{in} - C_{in}) filter to eliminate the high-frequency ripples. The upper buck-boost converter that conducts during the positive half cycle of the ac supply consists of one high-frequency switch S_p , inductor L_p , and two diodes D_{p1} and D_{p2} . Similarly, the lower buck-boost converter that operates during the negative half cycle consists of one high-frequency switch S_n , inductor L_n , and two diodes D_{n1} and D_{n2} . Both inductors L_p and L_n of buck-boost converters are designed in DCM to obtain inherent PFC at the input ac mains. The input capacitor of the halfbridge VSI acts as the filter at the output of the buck-boost converter. The voltage and current stresses on the switches of the buck-boost converters are evaluated to estimate the switch rating and heat sink design. The output dc voltage of the buck-boost converter is regulated by using closed-loop control. The regulated dc output voltage of the buck-boost converter is fed to the half-bridge VSI for obtaining multiple dc voltages. The half-bridge VSI consists of two input capacitors C_{11} and C_{12} ,

two high-frequency switches S_1 and S_2 , and one multiple-output high-frequency transformer (HFT). The HFT is having one primary winding and four secondary windings which are connected in center-tapped configuration to reduce the losses.




Fig.1. Proposed bridgeless-converter-based multiple-output SMPS.

At the secondary side of the HFT, filter inductors L_1 , L_2 , L_3 , and L_4 and capacitors C_{o1} , C_{o2} , C_{o3} , and C_{o4} are connected to each winding to reduce the current and voltage ripples, respectively. The output voltages are regulated by using closed-loop control of one of the output voltages. The highest rated dc voltage is sensed for this purpose. The other three outputs are controlled through duty ratio control of the half-bridge VSI because a common core is used for all other secondary windings of the HFT with proper winding arrangements. The effect of varying input voltages and loads is studied to reveal the improved performance of the proposed bridgeless-converter-based multiple-output SMPS. The hardware of the SMPS is implemented in a laboratory prototype to verify the simulated results.

III. OPERATING PRINCIPLE OF BRIDGELESS-CONVERTER-BASED MULTIPLE-OUTPUT SMPS

The proposed bridgeless-converter-based multiple-output SMPS consists of a single-phase ac supply feeding two back-to-back-connected buck-boost converters with a half-bridge VSI and multiple-output HFT at the load end. The buck-boost converters are controlled suitably to obtain a high PF and low input current THD. The half-bridge VSI at the output takes care of high-frequency isolation with multiple dc output voltages being regulated. The operation of both converters in one switching cycle is described in the following subsections.

A. Operation of Buck-Boost Converter

The switches in the upper and lower buck-boost converters are switched on and off alternately in the positive and negative half cycles of the ac voltage, respectively. The operation of the upper buck-boost

converter in DCM during the positive half cycle of the ac input voltage is shown in Fig. 3. The lower one operates in the same way but during the negative half cycle. Three states are observed in DCM operation in each switching cycle. In the first state, when the upper switch S_{p1} is on, inductor L_p starts storing energy from the input, and the inductor current increases to the maximum value, as shown in Fig. 2(a). Diode D_{p1} completes the current flow path in the input side. In the second state, S_p is turned off, and the energy in inductor L_p is transferred to the output, thus reducing its current from maximum value to zero, as shown in Fig. 2(b). In the last state of one switching cycle, neither the switch and nor the diode conducts, and the inductor current remains zero, ensuring DCM operation [Fig. 2(c)]. Fig. 2(d) shows the waveforms for one complete pulse width modulation (PWM) switching cycle. In the next switching cycle, the same sequence of operation repeats itself. Similarly for negative half cycle of the input voltage, the lower buck-boost converter operates, and the same sequence of operation continues.

B. Operation of Half-Bridge VSI

The controlled output dc voltage of the dual buck-boost converter is fed to the half-bridge VSI for high-frequency isolation, for voltage scaling, and for obtaining multiple dc output voltages. The operation of the half-bridge VSI in one switching cycle is described in four states. The second and




Fig.2. Operating modes for under (a) upper switch S_p is on, (b) upper switch S_{p1} is off, (c) both switch and diode are off, and (d) waveforms in one switching cycle.

fourth states are similar and occur twice in each switching cycle, as shown in Fig. 3(b). In the first state, the upper switch S_1 is turned on; the input current circulates through the primary winding of the HFT to the lower input capacitor C_{12} . Diodes D_1 , D_3 , D_5 , and D_7 start conducting, and the inductors associated with the windings start storing energy, as shown in Fig. 3(a). Therefore, inductor currents i_{L1} , i_{L2} , i_{L3} , and i_{L4} increase, and output filter capacitors C_{o1} , C_{o2} , C_{o3} , and C_{o4} discharge through the loads. In the second state [Fig. 3(b)], both switches are turned off, and all secondary diodes D_1 – D_8 freewheel the stored energy until the voltage across the HFT becomes zero. Therefore, inductor currents i_{L1} , i_{L2} , i_{L3} , and i_{L4} start decreasing. In the third state of the switching cycle,




Fig.3. (a) When the first switch S_1 is on, (b) when both switches are off, (c) and when the second switch S_2 is on.

The second switch S_2 is turned on, and the input current flows through upper capacitor C_{11} and the primary winding, as shown in Fig. 3(c). Associated diodes D_2 , D_4 , D_6 , and D_8 in the secondary windings conduct, and inductors L_1 , L_2 , L_3 , and L_4 start storing energy. When the energy stored in the inductors reaches maximum values, the switch is turned off. In the last state, all secondary diodes start conducting, which is similar to the second state. The same operating states repeat in each switching cycle.

IV. CONTROL OF PROPOSED BRIDGELESS-CONVERTER-BASED MULTIPLE-OUTPUT SMPS

The control of the SMPS is carried out using two independent controllers. The front-end bridgeless buck-boost converter utilizes the voltage follower approach, while the half-bridge VSI utilizes the average current control.

A. Control of Front-End Converter

The control of the PFC bridgeless converter generates the PWM pulses for both switches (S_p and S_n) according to the polarity of input ac mains voltage. In this technique, voltage error V_e , i.e., the difference between the reference voltage V_{dcref} and the sensed dc output voltage V_{o1} , is fed to a proportional-integral (PI) voltage controller, as

shown in Fig. 1. The voltage error signal (V_e) is expressed as

$$V_e(n) = V_{dcref}(n) - V_{dc}(n)$$

Where n represents the n th sampling instant.

This error voltage signal (V_e) is fed to the voltage PI controller 1 to generate a controlled output voltage (V_{cc}). It is expressed as

$$V_{cc}(n) = V_{cc}(n-1) + k_p \{V_e(n) - V_e(n-1)\} + k_i V_e(n)$$

Where k_p and k_i are the proportional and integral gains of the voltage PI controller 1. Finally, the output of the voltage controller 1 is compared with a high-frequency saw tooth signal (S_t) to generate the PWM pulses

$$\text{For } v_{in} > 0; \quad \begin{cases} \text{if } s_t < V_{cc}, & \text{then } S_p = \text{on} \\ \text{if } s_t \geq V_{cc}, & \text{then } S_p = \text{off} \end{cases}$$

$$\text{For } v_{in} < 0; \quad \begin{cases} \text{if } s_t < V_{cc}, & \text{then } S_n = \text{on} \\ \text{if } s_t \geq V_{cc}, & \text{then } S_n = \text{off} \end{cases}$$

Where S_p and S_n represent the switching signals of PFC bridgeless buck-boost converter.

B. Control of Half-Bridge VSI

For controlling the output voltage of the half-bridge VSI, an average current control scheme is used. The highest rated winding output voltage V_{o1} is sensed and compared with a constant reference value V_{o1ref} . The voltage error signal (V_{e1}) is fed to PI controller 2, and its output is compared with the saw tooth signal to generate PWM switching signals to maintain the output voltage constant. Thus, the control is able to take care of the impact of any individual output on the overall variation in the duty ratio and also the contribution of the present load condition of any of the outputs to the variations in V_{o1} , V_{o2} , V_{o3} , and V_{o4} . If the load on any of the other windings is varied, the duty cycle undergoes a change according to the impact felt on the highest rated output, and hence, voltage regulation is taken care of. However, the response of the other windings is slightly slower as compared to the winding whose output is sensed. Switches S_1 and S_2 are switched on and off alternately in each half cycle of one PWM period with sufficient dead time to avoid shoot-through.

V. PRINCIPLE OF BLDC MOTOR

BLDC engine comprises of the perpetual magnet rotor and an injury stator. The brushless engines are controlled utilizing a three stage inverter. The engine obliges a rotor position sensor for beginning and for

giving legitimate compensation arrangement to turn on the force gadgets in the inverter extension. In light of the rotor position, the force gadgets are commutated consecutively every 60 degrees. The electronic compensation takes out the issues connected with the brush and the commutator plan, in particular starting and destroying of the commutator brush course of action, along these lines, making a BLDC engine more rough contrasted with a dc engine. Fig.4. demonstrates the stator of the BLDC engine and fig.5 shows rotor magnet plans.



Fig.4. BLDC motor stator construction



Fig.5. BLDC motor Rotor construction.

The brush less dc engine comprise of four fundamental parts Power converter, changeless magnet brushless DC Motor (BLDCM), sensors and control calculation. The force converter changes power from the source to the BLDCM which thus changes over electrical vitality to mechanical vitality. One of the remarkable highlights of the brush less dc engine is the rotor position sensors, in view of the rotor position and order signals which may be a torque charge, voltage summon, rate order etc; the control calculation s focus the entryway sign to every semiconductor in the force electronic converter.

The structure of the control calculations decides the sort of the brush less dc engine of which there are two principle classes voltage source based drives and current source based drives. Both voltage source and current source based commutator utilized for perpetual magnet brushless DC machine. The back emf waveform of the engine is demonstrated in the fig.5. Be that as it may, machine with a non-sinusoidal back emf brings about diminishment in the inverter size and lessens misfortunes for the same influence level.




Fig.6.Hall signals & Stator voltages.

VL MATLAB/SIMULATION RESULTS




Fig 7 Matlab/simulation conventional method of bridgeless-converter-based multiple-output SMPS.




Fig 8 simulation wave form of Input voltage, current, buck-boost converter output voltage, half bridge VSI output voltages, and currents at 220 V and full load.




Fig 9 simulation wave form of Input voltage, current, bridgeless buck boost converter output voltage, half-bridge VSI output voltages, and currents at load variation in +12- and +5-V outputs at 0.25 s.




Fig 10 simulation waveform of input current and its harmonic spectrum at 220 V and full load.




Fig 11 Matlab/Simulation proposed method of bridgeless-converter-based multiple-output SMPS with variable load.




Fig 12. simulation wave form of Input voltage, current, buck-boost converter output voltage, half bridge VSI output voltages, and currents at 220 V and full load with variable load




Fig.13. simulation wave form of Input voltage, current, bridgeless buck boost converter output voltage, half-bridge VSI output voltages, and currents at load variation in +12- and +5-V outputs at 0.25 s with variable load




Fig.14.simulation wave form of power factor correction.




Fig.15.Matlab/Simulation proposed method of bridgeless-converter fed BLDC Motor Drive.




Fig.16.SimulationWaveform of the Source Voltage, Source Current, DC-Link Voltage, Speed, Torque and Armature Current.

VII.CONCLUSIONS

DC motors have very good speed-torque characteristics. DC motors are very much accommodated in many of the

industrial drives. Commutation in conventional DC motors was carried out by mechanical parts like brushes and commutator. Presence of brushes for commutation can lead to sparks, losses, reduced efficiency. DC Motors were realized without brushes and mechanical commutator for the commutation purpose called brushless DC (BLDC) motors. BLDC motors eliminate all the disadvantages in conventional DC motors due to the absence of brushes and can give better performance characteristics with smooth speed torque characteristics. BLDC motors use electronic commutator for the purpose of commutation. A converter with solid-state switches was employed to convert DC to AC EMF inside the machine. Therefore, by controlling the dc link voltage, a smooth speed control has been achieved. The usage of the rate limiter in the reference dc link voltage has limited the motor current within the desired value at the time of transient conditions. In this proposed topology, a satisfactory performance for both speed control and supply voltage variation has been achieved. Moreover, the power quality indices are within the IEC 61000-3-2 limits. The proposed topology has achieved satisfactory performance which is useful for low power BLDC motor drive.

REFERENCES

- [1].Shikha Singh, Student Member, IEEE, Bhim Singh, Fellow, IEEE, G. Bhuvaneswari, Senior Member, IEEE, VashistBist, Student Member, IEEE, Ambrish Chandra, Fellow, IEEE, and Kamal Al-Haddad, Fellow, IEEE"Improved-Power-Quality Bridgeless-Converter-Based Multiple-Output SMPS"IEEE Transactions On Industry Applications, Vol. 51, No. 1, January/February 2015.
- [2] W. Hart, Power Electronics. New York, NY, USA: McGraw-Hill, 2011.
- [3] N. Mohan, T. M. Undeland, and W. P. Robbins, Power Electronics: Converters, Applications and Design. Hoboken, NJ, USA: Wiley, 2003.
- [4] P. J. Moore and I. E. Portugues, "The influence of personal computer processing modes on line current harmonics," IEEE Trans. Power Del., vol. 18, no. 4, pp. 1363–1368, Oct. 2003.
- [5] Limits for Harmonic Current Emissions (Equipment Input Current ≤ 16 A per Phase), Int. Standard IEC 61000-3-2, 2000.
- [6] B. Singh et al., "A review of single-phase improved power quality AC–DC converters," IEEE Trans. Ind. Electron., vol. 50, no. 5, pp. 962–981, Oct. 2003.
- [7] Singh, S. Singh, A. Chandra, and K. Al-Haddad, "Comprehensive study of single-phase AC–DC power factor corrected converters with highfrequency isolation," IEEE Trans. Ind. Informat., vol. 7, no. 4, pp. 540–556, Nov. 2011.
- [8] A. Canesin and I. Barbi, "A unity power factor multiple isolated outputs switching mode power supply using a single switch," in Proc. IEEE APEC, Mar. 1991, pp. 430–436.
- [9] K. Matsui et al., "A comparison of various buck–boost converters and their application to PFC," in Proc. 28th IEEE IECON, 2002, vol. 1, pp. 30–36.
- [10] E. H. Ismail, "Bridgeless SEPIC rectifier with unity power factor and reduced conduction losses," IEEE Trans. Ind. Electron., vol. 56, no. 4, pp. 1147–1157, Apr. 2009.



- [11] A. A. Fardoun, E. H. Ismail, A. J. Sabzali, and M. A. Al-Saffar, "New efficient bridgeless Cuk rectifiers for PFC applications," *IEEE Trans. Power Electron.*, vol. 27, no. 7, pp. 3292–3301, Jul. 2012.
- [12] M. Mahdavi and H. Farzaneh-Fard, "Bridgeless Cuk power factor correction rectifier with reduced conduction losses," *IET Power Electron.*, vol. 5, no. 9, pp. 1733–1740, Sep. 2012.
- [13] Y. Jang and M. M. Jovanovic, "Bridgeless high-power-factor buck converter," *IEEE Trans. Power Electron.*, vol. 26, no. 2, pp. 602–611, Feb. 2011.
- [14] L. Huber, Y. Jang, and M. M. Jovanovic, "Performance evaluation of bridgeless PFC boost rectifiers," *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1381–1390, May 2008.