

Available at <a href="https://edupediapublications.org/journals">https://edupediapublications.org/journals</a>

p-ISSN: 2348-6848 e-ISSN: 2348-795X Volume 04 Issue 08 July 2017

# A Novel Architecture of A.E.D.S Algorithm for Secure Communication

<sup>1</sup>datla.Sireesha, <sup>2</sup> S.P.Anjaneya Swamy, <sup>3</sup> R Sambasiva Nayak

<sup>1</sup>M.Tech E@B S.C.R Engineering College, Ganapavaram, Chinnu.Siri10@Gmail.Com

<sup>2</sup>Assistant Professor, S.C.R Engineering College, Ganapavaram, Spswamy404@Gmail.Com

<sup>3</sup>Professor & Hod, S.C.R Engineering College, Ganapavaram, Sambanayak@Gmail.Com

**ABSTRACT:** In this paper, a novel architecture of A.E.D.S algorithm using high security technique for the VLSI implementation for AES algorithm. The pre-defined keys are required for each input for both encryption and decryption of the AES algorithm that are generated in real-time by the key-scheduler module by expanding the initial secret key and thus used for reducing the amount of storage for buffering. For high security we are proposing shift row mix column technique. The pipelining is used after each standard round makes fast of operation to enhance the throughput and shift row mix column.

#### **I.INTRODUCTION**

Several techniques such as cryptography, watermarking and scrambling have been developed to keep data secure, private, and copyright protected [1]. Cryptography is an essential tool underlying virtually all networking and computer protection traditionally used for military. However, the need for secure transactions in ecommerce, private networks, and secure message has moved encryption into the commercial way.

Communication / transfer of data in the present days invariably necessitate the use

of encryption. It is also used in Military and Government's communication, Encryption is also used for protecting many kinds of civilian services such as Internet e-commerce, Mobile networks, copy protection (especially protection against Software piracy), and many more. Data encryption is achieved by a systematical gorithm called encryption. An encryption algorithm provides Confidentiality and Authentication. Confidentiality is the requirement that information is kept secret from people who are not permit to access it. Authentication is the process that the message indeed originates from the sender.

Integrity is also used to require that information is unaltered and that information "is modified only by those users who have the right to do so." Nonrepudiation means that the sender or receiver of a message cannot permit to having sent or received the message.

### II.EXISTED SYSTEM

Advanced encryption standard (AES) was issued at Federal Information Processing Standards (FIPS) by National Institute of Standards and Technology (NIST) as a

# R

#### **International Journal of Research**

Available at <a href="https://edupediapublications.org/journals">https://edupediapublications.org/journals</a>

p-ISSN: 2348-6848 e-ISSN: 2348-795X Volume 04 Issue 08 July 2017

successor to data encryption standard (DES) algorithms. In recent literature, a number of various architectures for the VLSI implementation of AES Rijndael algorithm are reported [6], [7], [8]. It can be observed that some of these architectures are low performance and some provide high area. Further, many of the architectures are not area efficient but it having higher cost when implemented in silicon.

In this paper, a novel architecture of A.E.S algorithm using high security technique that is suitable for optimized for high throughput in terms of the encryption and decryption data rates using pipelining.




FIG. 1 Algorithm of Encryption and Decryption

We used the tower field approach for the S-box and we adapted the number of shares for each function in the S-box computation to minimize the overall gate count of the S-box. We used only two shares for most of the linear operations and hence had two sets of registers for state update and key schedule. All functions were uniformly shared and the number of shares went up to five in the S-box. We used remasking to satisfy the uniformity in the whole circuit when the uniformly shared functions are combined. Our practical security evaluation confirmed the expected first-order DPA resistance and

identified the linear part in two shares as the most vulnerable part of the implementation.

#### III. PROPOSED SYSTEM

In this extended version, we investigate the uniformity problem and the need for remasking in more detail. We prove that under certain circumstances, it is enough to remask only a fraction of the shares. Moreover, we argue that if there is enough remasking, we do not need to share functions uniformly. This observation helps us to further reduce the area and randomness requirements. We provide two new implementations.

The first one is similar to the one in, but it uses at least three shares in all the operations, including the linear ones. We use it to investigate the increase in security when moving from at least two to at least three shares, and to quantify the associated cost. The second implementation is based on the one in but modified according to our findings regarding uniformity and remasking. It requires only about 8 BITS with the library that we use and 32 bits of additional randomness per S-box calculation. Our three implementations need the same number of clock cycles to complete the calculation, and allow us therefore to focus on some trade-offs between area and additional randomness.

We use a serial implementation for round operations and key schedule which requires only one S-box instance and loads the plaintext and key byte-wise in row-wise order. We also use one Mix Columns instance that operates on the whole column and provides an output.



Available at <a href="https://edupediapublications.org/journals">https://edupediapublications.org/journals</a>

p-ISSN: 2348-6848 e-ISSN: 2348-795X Volume 04 Issue 08 July 2017




Fig.2 A.E.S Block Diagram

The data unit consists of: the initial round of key addition and a final round. The architecture of a standard round composed of both the transformation and the inverse transformation needed for encryption and decryption respectively are performed using the same hardware resources. This implementation generates one set of sub key and reuses for calculating all other subkeys in real-time.

- 1. Byte Sub: In this architecture each block is replaced by the substitution in S-Box table consisting of the byte of the block.
- 2. Shift Row: In this transformation the rows of the block state are shifted over different offsets. The amount of shifts is determined by the block length. The proposed architecture implements the shift row operation using combinational logic considering the offset by which a row should be shifted.
- 3. Mix Column: The mix column in encryption and decryption done the

columns to be mix and inverse of column mixing respectively.

In the Advance decryption process which is shown in figure 3 and the total operations in the A.E.S is inverse the operations like inverse byte sub transformation, inverse shift row, inverse mix column. The output of A.E.S is "E" it is given to input for A.D.S and the output of A.D.S is equal to the input of A.E.S.

If this technique is used to protect cascaded functions, then extra measures like the binary data discussed in the previous section need to be taken, such that the input for the following nonlinear operation is again a uniform masking. A similar situation occurs when technique is used to protect functional blocks acting in parallel on (partially) the same inputs. This occurs for example in implementations of the AES S-box using the tower field approach. If no special care is taken, then "local uniformity" of the distributions of the outputs of the individual blocks will not lead to "global uniformity" for the joint distributions of the outputs of all blocks.



Available at <a href="https://edupediapublications.org/journals">https://edupediapublications.org/journals</a>

p-ISSN: 2348-6848 e-ISSN: 2348-795X Volume 04 Issue 08 July 2017

#### FIG. 4 R.T.L Schematic

The technology schematic shows in figure 5.




FIG. 5 Technology schematic

It is evident that the Rijndael's S-Boxes are the dominant element of the round function in terms of required logic. Each Rijndael round requires sixteen copies of the S-Boxes, each of which is an 8-bit look-up-table, requiring less hardware resources. However, the remaining components of the Rijndael round function – byte swapping were found to be simpler structure, resulting in these elements of the round function requiring fewer hardware resources. It was found that the synthesis tools be minimize the overall size of a Rijndael round to allow for a fully unrolled or fully pipelined implementation.

As compared to a one-stage with no sub pipelining, the addition of a sub-pipeline stage synthesis tool greater flexibility optimizations, resulting in a more area efficient implementation. The 2-stage loop unrolling was found to yield the highest throughput when operating in Feedback (FB) mode.

The output wave forms is shown in figure 6. In this figure we shows the encryption and decryption with error detection and correction. The errors in the decryption is overcome by using this architecture.





FIG. 3 A.D.S Block Diagram

The R.T.L schematic diagram shows in below Figure 4





Available at <a href="https://edupediapublications.org/journals">https://edupediapublications.org/journals</a>

p-ISSN: 2348-6848 e-ISSN: 2348-795X Volume 04 Issue 08 July 2017

		Run for the time specified on the toolbar						
Name Value	1,999,995 ps	1,999,996 ps	1,999,997 ps	1,999,998 ps	1,999,999 ps			
▶ 🛂 bbb[128:97] 00101	1010101	0010101010	101000100101010101	10100				
▶ 🛂 bb[95:64] 00110	0001101	0011000110	111001010101010110	.00101				
▶ 🛂 b[63:32] 00011	1001011	0001100101	1010011010001101	10101				
▶ 📑 z[31:0]	101100	0001010110	011010010101010101	10101				
▶ 🛗 m[107:1] 00000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	01000000000000010	U0000000000000000000000000000000000000	000000000000000000000000000000000000000			
▶ 🛗 n[107:1] 00000	0001111 00000001111110111	1100011011000000001	101111111110011011	1000000011111101	1100011101000			
▶ 🛗 dm[107:1] 00010	000 10000000000000000000000000000000000	000000000000000000000000000000000000000	00001000000000000	U000100000000000	000000000000000000000000000000000000000			
▶ 🛗 dn[107:1] 00001	110000 00001110000000000	00:11001001111111110	00000000001100000	01110111000000000	0011100010111			
▶ 🛗 c[63:0] 00011	1111110 0001111	11110010110000111111	0111110001111110	1101000011111110	11111			
▶ 🛗 f[63:0] 10010	111101 100101	1110100010101011110110	0111100001101101	1000101011011100	11110			
▶ 🛗 t[63:0] 00001	000010 0000100	000 100 100 10000000 100 1	0000010000010010	0101000000100010	00001			
▶ 🛗 dc[63:0] 01100	0000001 0110000	00001101001111000000	1000001110000001	.0010111100000001	00000			
▶ 🛗 df[63:0] 11011	1101100	1000000000100001100	010100110101010101	1000110010101000	10101			
▶ 🛗 dt[63:0] 00100	0010001 0010000	00001101001011000000	1000000010000000	.0010001100000001	00000			
▶ 🚟 e[64:0] 01010	0100000 0101010	0000110100101100100	10000000 100 1000 1	100 10 10 1 100 10000	00000			
▶ 👹 dd[63:0] 00011	0001011 0001100	01011010011010001101	01010100010101110	1100011000011011	10011			
▶ 🛂 d[63:0] 00011	0001011 0001100	01011010011010001101	010101000101010110	1101001010101010	10101			

FIG. 6 Output Waveform

The no. of slices, L.U.T's and IOB'S shows in below tabular form 1

Device Utilization Summary (estimated values)									
Logic Utilization	Used	Available	Utilization						
Number of Sices	297	960							
Number of 4 input LUTs	556	1920							
Number of bonded IOBs	999	66							

**Table 1 Summary report** 

#### **CONCLUSION**

We have presented a VLSI architecture for the Rijndael AES algorithm that performs both the encryption and decryption. The Sboxes are used for the implementation of the S.R, M.C and inverses S.R & M.C shared between encryption and decryption. The round keys needed for each round of the implementation are generated in realtime. The initial and final key scheduling is implemented on the same device, thus allowing efficient area minimization. The implementation of the key unit in the proposed architecture, can be scaled for the keys of length 256 bits. The total delay to implement this architecture is 20.742 ns and memory used is 210912kb.

#### REFERENCES

- [1] K. Fu and J. Blum, "Controlling for cybersecurity risks of medical device software," *Commun. ACM*, vol. 56, no. 10, pp. 35–37, Oct. 2013.
- [2] D. Halperin, T. Kohno, T. S. Heydt-Benjamin, K. Fu, and W. H. Maisel, "Security and privacy for implantable medical devices," *IEEE Pervasive Comput.*, vol. 7, no. 1, pp. 30–39, Jan./Mar. 2008.
- [3] M. Rostami, W. Burleson, A. Jules, and F. Koushanfar, "Balancing security and utility in medical devices?" in *Proc.* 50th ACM/EDAC/IEEE Int. Conf. Design Autom., May/Jun. 2013, pp. 1–6.
- [4] M. Zhang, A. Raghunathan, and N. K. Jha, "Trustworthiness of medical devices and body area networks," *Proc. IEEE*, vol. 102, no. 8, pp. 1174–1188, Aug. 2014.
- [5] H. Khurana, M. Hadley, N. Lu, and D. A. Frincke, "Smart-grid security issues," *IEEE Security Privacy*, vol. 8, no. 1, pp. 81–85, Jan./Feb. 2010.
- [6] M. Mozaffari-Kermani, M. Zhang, A. Raghunathan, and N. K. Jha, "Emerging frontiers in embedded security," in *Proc. 26th Int. Conf. VLSI Design*, Jan. 2013, pp. 203–208.
- [7] R. Roman, P. Najera, and J. Lopez, "Securing the Internet of things," *Computer*, vol. 44, no. 9, pp. 51–58, Sep. 2011.
- [8] T. H.-J. Kim, L. Bauer, J. Newsome, A. Perrig, and J. Walker, "Challenges in access right assignment for secure home networks," in *Proc. USENIX Conf. Hot Topics Secur.*, 2010, pp. 1–6.
- [9] M. Mozaffari-Kermani and A. Reyhani-Masoleh, "Concurrent structure independent fault detection schemes for the Advanced Encryption



Available at <a href="https://edupediapublications.org/journals">https://edupediapublications.org/journals</a>

p-ISSN: 2348-6848 e-ISSN: 2348-795X Volume 04 Issue 08 July 2017

Standard," *IEEE Trans. Comput.*, vol. 59, no. 5, pp. 608–622, May 2010. [10] M. Mozaffari-Kermani and A. Reyhani-Masoleh, "A low-power highperformance concurrent fault detection approach for the composite field S-box and inverse S-box," *IEEE Trans. Comput.*, vol. 60, no. 9, pp. 1327–1340, Sep. 2011.