International Journal of Research
Available at https://edupediapublications.org/journals
p-ISSN: 2348-6848
e-ISSN: 2348-795X
Volume 04 Issue 09
August 2017

Efficient Design and Implementation of Reconfigurable Cordic

Sk.Mujafar Ahmed[1], Bommisetti Sravanthi[2] & Boggarapu Kantha Rao[3]
[1]Associate Professor, Medha Institute of Science& Technology for Women, Khammam,
[2]M-Tech, Medha Institute of Science& Technology for Women, Khammam,
[3]HOD & Assoc Prof, Medha Institute of Science & Technology for Women, Khammam,
E-mail:- kantharao.b@gmail.com

ABSTRACT

This compact shows the key origination, design technique, and use of reconfigurable encourage turn propelled PC (CORDIC) models that can be intended to work either for round or for hyperbolic bearings in rotate and in joining vectoring-modes. It can, therefore, be habituated to play out each one of the components of both round and hyperbolic CORDIC. hyperbolic bearings; and 3) a summed up reconfigurable CORDIC that can work in any of the modes for both circuitous and hyperbolic headings. The reconfigurable CORDIC can play out the count of sundry trigonometric and exponential limits, logarithms, square-root, and whatnot of indirect and hyperbolic CORDIC using either turn mode or Victorian-mode CORDIC in one single circuit. It can be used in mechanized synchronizers, plans processors, consistent scaled down PCs, and so on. It offers impressive bulwarking of area involution over the standard arrangement for reconfigurable applications.

Keywords:- Circular Trigonometry, Coordinate Rotation Digital Computer (Cordic), Hyperbolic Trigonometry

INTRODUCTION

The organize pivot computerized PC (CORDIC) calculation includes a straightforward move coordinate iterative technique to play out a few registering undertakings by working in either turn mode or vectoring-mode following any one among direct, hyperbolic, and roundabout directions [1]. Applications, for example, particular esteem decay, eigenvalue estimations, QR disintegration, stage and recurrence estimations, synchronization in advanced beneficiaries, 3-D designs processor, and interpolators require the CORDIC to work in both turn and vectoring-modes. [3] The 3-D structures, for example, hyperboloids, paraboloids, and ellipsoids require the CORDIC to be worked in both roundabout and hyperbolic directions. The equipment execution of these applications requires more than one CORDIC processor working in various modes and diverse directions. A reconfigurable CORDIC, which can work in pivot and Victorian-modes, for both roundabout and hyperbolic directions can supersede numerous CORDIC processors, and would be very utilizable for such applications. A reconfigurable CORDIC can be used for an assortment of utilizations in correspondence frameworks, flag preparing, 3-D illustrations, mechanical autonomy separated from general scientific counts, and waveform eras. Over the most recent five decades, a few calculations have been proposed for zone delay-efficient and control efficient execution of CORDIC calculations, either for roundabout direction [2]–[7] or for hyperbolic direction [8]–[10]. Yet, we don't find any orderly examination on outline and usage of reconfigurable CORDIC in the subsisting writing. A central outline of reconfigurable CORDIC predicated on a unified CORDIC calculation has been proposed as of late .The reconfigurable plan of is found to include high reconfiguration overhead and results in low equipment use efficiency.[4]-[5] Therefore, in this concise, we introduce a philosophy for the outline of reconfigurable CORDIC to be used for turn mode and vectoring-mode in round and hyperbolic directions. Whatever is left of this brief is organized as takes after.[6]-[9] Area II manages a short outline of the CORDIC calculation. In Section III, we investigate the likelihood and difficulties in the outline and execution of reconfigurable CORDIC. The outline technique for a reconfigurable CORDIC is introduced in Section III-B. We have determined the proposed reconfigurable CORDIC structures in Section IV. The field-programmable entryway cluster (FPGA) and application-specified incorporated circuit (ASIC) usage alongside complexity and execution contemplations of reconfigurable CORDIC are examined in Section V.

2. DESIGN EXPLORATION OF A RECONFIGURABLECORDIC

To design a reconfigurable CORDIC architecture with minimum reconfiguration overhead, we have to maximize the sharing of common hardware circuit in various configurations. Therefore, to explore the possibility of reconfigurable CORDIC, we examine, here, the commonalities in three main issues of CORDIC implementation, namely: 1) the coordinate-rotation matrix; 2)

p-ISSN: 2348-6848
e-ISSN: 2348-795X
Volume 04 Issue 09
August 2017

selection of elementary angles; and 3) direction of micro rotations.

2.1 Reference Reconfigurable CORDIC

A central outline for reconfigurable CORDIC predicated on unified CORDIC calculation was proposed in. The significant worry with the outline of regular reconfigurable engineering is the contrariness in RoC of round and hyperbolic directions. The RoC of round CORDIC is [−99°, 99°], while that of hyperbolic CORDIC is given by |θ|≤1.1182 radians. This restricts the greatest point of pivot of the reconfigurable outline to 64°. The contradictory RoC of roundabout and hyperbolic CORDICs makes it difficult to actualize them in a similar circuit to perform revolution through [−180°, 180°]. Another significant issue with the ordinary reconfigurable CORDIC is scaling. We require to have two distinctive scaling circuits for roundabout and hyperbolic CORDIC, and winnow the yield from one of the scaling circuits relying upon the separate of direction of operation.

2.2 Design Strategy for Proposed Reconfigurable CORDIC

The roundabout and hyperbolic CORDICs require two distinctive scaling circuits, which is very exorbitant. Thus, it is basic to use a sans scale execution in the reconfigurable CORDIC. Here, we talk about the without scaling CORDIC and its hindrances, trailed by the dialogs on our outline technique for a reconfigurable CORDIC. 1) Scaling-Free CORDIC Algorithm and Its Constraints: The sans scaling CORDIC [2] utilizes second-arrange Taylor arrangement estimation, where the revolution grid is given by Ri =1−2−(2i+1) −2−i 2−i 1−2−(2i+1) . (3) This estimate forces a limitation on the fundamental shift1 i = (b−2.585/3). For 16-bit applications, the central move is i =4, which decreases the RoC to 7.16°, which can be lengthened to 22.5° using different cycles comparing to the simple move i =4. This is a noteworthy downside, which restricts the relevance of this calculation. In addition, the calculations in [2] and [3] concentrate just on roundabout turn mode, which can't be specifically lengthened to hyperbolic CORDIC, since the second request of estimate of Taylor arrangement development of hyperbolic capacities brings about a low RoC (proximately 22.5°). Because of the absence of symmetry in hyperbolic capacities, the RoC can't be stretched to the whole arrange space. 2) Reconfigurability of Rotation-Mode CORDIC: In [7] and [10], sans

International Journal of Research
Available at https://edupediapublications.org/journals

p-ISSN: 2348-6848
e-ISSN: 2348-795X
Volume 04 Issue 09
August 2017

scaling calculations for roundabout and hyperbolic directions are proposed. Additionally, in both the without scaling calculations, third request of estimation of Taylor arrangement is used to infer the CORDIC revolution grids, as Rci = 1−2−(2si+1) −(2−si −2−(3si+3)) 2−si −2−(3si+3) 1−2−(2si+1) (4a) Rhi = 1+2−(2si+1) 2−si +2−(3si+2) 2−si +2−(3si+2) 1+2−(2si+1) . (4b) 1The least conceivable passable moves in the CORDIC emphasis have been named as major move, which is indistinguishably equivalent to the quantity of right moves in the first CORDIC cycle.

3. EXPERIMENTAL RESULTS



Fig 1 Schematic



Fig 2 Design summery



Fig 3 Simulation

4. CONCLUSION

In this brief, for the first time an orderly outline technique for reconfigurable CORDIC is proposed to let a CORDIC work in various modes and diverse directions of operations. The proposed reconfigurable CORDIC structures can be used in an assortment of uses, for example, synchronizers, waveform engenderers, ease scientific number crunchers, et cetera. Roughly 60% of the range is protected by the proposed turn or vectoring-mode reconfigurable CORDIC plans over the reference recursive reconfigurable CORDIC, with no impact on the greatest working recurrence. Then again, the proposed pipelined turn and vectoring-mode reconfigurable CORDIC outlines protect 30%–50% range contrasted and the reference reconfigurable plan, with proximately a similar most extreme working recurrence.

5. REFERENCE

[1] P. K. Meher, J. Valls, T.-B. Juang, K. Sridharan, and K. Maharatna, "50 years of CORDIC: Algorithms, architectures, and applications," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 9, pp. 1893–1907, Sep. 2009.

[2] K. Maharatna, S. Banerjee, E. Grass, M. Krstic, and A. Troya, "Modified virtually scaling-free adaptive CORDIC rotator algorithm and architecture," IEEE Trans. Circuits Syst. Video Technol., vol. 15, no. 11, pp. 1463–1474, Nov. 2005.

[3] F. J. Jaime, M. A. Sánchez, J. Hormigo, J. Villalba, and E. L. Zapata, "Enhanced scaling-free CORDIC," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 57, no. 7, pp. 1654–1662, Jul. 2010.

[4] L. Vachhani, K. Sridharan, and P. K. Meher, "Efficient CORDIC algorithms and architectures for low area and high throughput implementation," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 56, no. 1, pp. 61–65, Jan. 2009.

[5] C.-S. Wu and A.-Y. Wu, "Modified vector rotational CORDIC (MVR-CORDIC) algorithm and architecture," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 6, pp. 548–561, Jun. 2001.

[6] C.-S. Wu, A.-Y. Wu, and C.-H. Lin, "A high-performance/low-latency vector rotational CORDIC architecture based on extended elementary angle set and trellis-based searching schemes," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 9, pp. 589–601, Sep. 2003.

[7] S. Aggarwal, P. K. Meher, and K. Khare, "Area-time efficient scalingfree CORDIC using generalized micro-rotation selection," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 8, pp. 1542–1546, Aug. 2012.

[8] B. Gisuthan and T. Srikanthan, "Flat CORDIC: A unified architecture for high-

speed generation of trigonometric and hyperbolic functions," in Proc. 43rd IEEE Midwest Symp. Circuits Syst., Lansing, MI, USA, Aug. 2000, pp. 1414–1417.

[9] D. R. Llamocca-Obregón and C. P. Agurto-Ríos, "A fixed-point implementation of the expanded hyperbolic CORDIC algorithm," Latin Amer. Appl. Res., vol. 37, no. 1, pp. 83–91, 2007.

[10] S. Aggarwal, P. K. Meher, and K. Khare, "Scale-free hyperbolic CORDIC processor and its application to waveform generation," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 60, no. 2, pp. 314–326, Feb. 2013.

Author-1

SK.MUJAFAR AHMED Associate Professor received his B.Tech degree in Electronics And Communication Engineering from Sree Kavitha Engineering College,Karepally,JNTUH in 2005 and M.Tech in Systems And Signal Processing from Adams Engineering College,Palwancha in 2011,is a faculty member in the department of Electronics And Communication Engineering, Medha Institute Of Science& Technology For Women, Khammam and presently working as Associate Professor. His research interests include Embedded systems, Signal Processing. E-mail: mujju87@gmail.com

AUTHOR-2

Bommisetti Sravanthi Pursuing M.Tech with bearing Roll no 156C1D6805 in VLSI & Embedded Systems in Medha Institute Of Science And Technology For Women Mail id sravanthi.bs19@gmail.com

Author-3

Boggarapu Kantha Rao, HOD & Assoc Prof, Medha Institute Of Science & Technology For Women,Khammam, B.KANTHA RAO received his B.Tech degree in Electronics And Communication Engineering from Adams Engineering College, Paloncha, JNTUH in 2006 and M.Tech in EMBEDDED SYSTEMS from Anurag Engineering College,kodad, JNTUH in 2011,is a faculty member in the

Department of Electronics And Communication Engineering, Medha Institute Of Science& Technology For Women, Khammam and presently working as Associate Professor. His research interests include Embedded Systems, VLSI Design. E-mail: kantharao.b@gmail.com