

Design for Testability of Sleep Convention Logic for memory applications

Humera Zainab¹, P. Anuradha²

¹Department of Electronics and Communication Engineering, SR Engineering College, Warangal, Telangana, India

²Department of Electronics and Communication Engineering, SR Engineering College, Warangal, Telangana, India

ABSTRACT:

Non-volatile memory, NVM storage is a type of computer memory that can retrieve stored information even after having been power off. Flash memory is the type of this memory. Here we are using flash memory. These memory is used for floating type transistors. The commodity memory is a high performance memory and embedded memories alone memories these are used for flash which has rapid growth when we go in the integrated chip. The flash memories have been tested using conventional tests they are usually ad hoc. This is the procedure for testing which is expanded for certain designs. There is very much possibility of failure modes in this memories, automatic test equipment (ATE) is a test which is complicated and commonly seen. Production column and row address bit cell as basic design in SRAM. There will be occurrence of sa0 and sa1 faults in any chip design, these faults will be overcome by using row, column address cells. We are making perfect location to store the data and making no cross sections of SRAMS. Extending of every cell checking for memory array and it gives verification of memory location. The row and column address buffer are used for picking the memory location. By comparing with previous method we used for the above two modules it gives accurate selection for memory location of cell check operation.

Keyword:

Design for Testability, Multi-threshold Null Convention Logic, Null Convention Logic, Sleep Convention Logic.

1. INTRODUCTION

The important role play of SRAM is increased in applications of soc. The status is giving the total area of chip exceeded 50% by SRAM. As reported by development of 6T-SRAM cells using the standard CMOS processes as (3.87 μm^2 for 0.18 μm and 1.87 μm^2 for 0.13 μm technology node) and these cells are most suited for using in SOC (system on chip) to the requirement of high-density and performance and also vastly manufactured.

For making sure that their reliability and robustness and manufacturability, are the normal PCM structures of test are not adequate to monitor high density SRAM process, so that because of specific interactions in between SRAM process and design. Normally PCMs are having much generic nature and are kept for support for process module of robust development. So that, the structures here are not regularly allow us for testing the power of

chosen design of SRAM rule of environment for specifically Static RAM. This structure is not much suited for providing response of SRAM chips. The layer features of SRAM are very much complex.

DFT is important in this system on chip design and semiconductor industry so that it is essential to reduce test time, increase the quality of test, and decrease the amount associated with applying and the tests are generated here to the NCL (null convention logic) circuit. No design for testability method is developing for the SCL (sleep convention logic) circuits. The current NCL specific DFT techniques can not be once used for this circuit because of the structural changes made by introduction of the sleep mechanism known as power-gating technique. The main purpose of the project is for analyzing the types of faults sa0 and sa1 present in the sleep convention logic pipeline and to introduce a full scan test method which provides a fully testing analysis at very less amount that is at cost of the area overhead that is get by proposing the scan technique.

II. DESCRIPTION OF THE TESTING STRUCTURES

The parameters of electrical things are using to prove the good conditions of our Static RAM designs it also measures the current which is leaked and the arrangement of inter and intra-layer, the measuring of resistance is used for integrity testing connections, the SRAM features to the monitor, and making necessary changes from targets, beta ratio, the evaluation of static noise margin for designing of Static RAM's functional robustness.

The design for testing should be sensitive so that it should check the process of the random and systematic occurrences of any weakness of cell memory. This may also be used to changing the transistors of SRAM for accuracies, beta ratios and static noise under the SRAM area. Hence, in this test chip of qualification of SRAM, SRAM is testing the structures of SRAM have been designed by us so that for ensuring the SRAM cell in good condition and the SRAM features.

V. CONCLUSION

As that here are number of failure modes for memories of flash. algorithms of testing that is (ATE) which is complicated are normally seen here. Production row address bit cell and column address bit cell for any weaknesses of method. There may be occurrence of sa0 and sa1 faults (stuck at faults) in any chip design, these faults are overcome by using row address cell and column address cells we make perfect location for storing the data and there is no cross sections of SRAMS. By extending the cell checking for memory array gives the verification of memory location. The column address buffer and the row address buffer are used to pick the memory location. By comparing with the previous method the above two modules give the accurate selection of the memory location of the cell checking operation.

VI. REFERENCE

- [1] Ting-Jung Lin, Wei Zhang, and Niraj K. Jha, "SRAM-Based NATURE: A Dynamically Reconfigurable FPGA Based on 10T Low-Power SRAMs" IEEE Trans. VLSI Systems, accepted for future inclusion in IEEE journal.
- [2] I. Kuon and J. Rose, "Measuring the gap between FPGAs and ASICs," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 26, no. 2, pp. 203–215, Feb. 2007.
- [3] W. Zhang, N. K. Jha, and L. Shang, "A hybrid nano/CMOS dynamically reconfigurable system—Part I: Architecture," *ACM J. Emerg. Technol. Comput. Syst.*, vol. 5, no. 4, pp. 16.1–16.30, Nov. 2009.
- [4] A. DeHon, "Dynamically programmable gate arrays: A step toward increased computational density," in *Proc. Canadian Wkshp. Field-Program. Devices*, 1996, pp. 47–54.
- [5] H. Noguchi, Y. Iguchi, H. Fujiwara, Y. Morita, K. Nii, H. Kawaguchi, and M. Yoshimoto, "A 10T non-precharge two-port SRAM for 74% power reduction in video processing," in *Proc. IEEE Comput. Soc. Annu. Symp. VLSI*, 2007, pp. 107–112.
- [6] Md. A. Khan, N. Miyamoto, R. Pantoni, K. Kotani, S. Sugawa, and T. Ohmi, "Improving multi-context execution speed on DRFPGAs," in *Proc. IEEE Asian Solid-State Circuits Conf.*, 2006, pp. 275–278.
- [7] S. Trimberger, D. Carberry, A. Johnson, and J. Wong, "A time-multiplexed FPGA," in *Proc. IEEE Symp. FPGAs for Custom Comput. Mach.*, 1997, pp. 22–28.
- [8] T. Fujii, K.-I. Furuta, M. Motomura, M. Nomura, M. Mizuno, K.-I. Anjo, K. Wakabayashi, Y. Hirota, Y.-E. Nakazawa, H. Ito, and M. Yamashina, "A dynamically reconfigurable logic engine with a multicontext/multi-mode unified-cell architecture," in *Proc. IEEE Int. Solid-State Circuits Conf.*, 1999, pp. 364–365.
- [9] Sapna Singh, Neha Arora, Meenakshi Suthar and Neha Gupta (2012) "Performance Evaluation Of Different Sram Cell Structures At Different Technologies", *Proc. of International Journal of VLSI design & Communication Systems (VLSICS)* Vol.3.
- [10] W. Zhang, L. Shang, and N. K. Jha, "A hybrid nano/CMOS dynamically reconfigurable system—Part II: Design optimization flow," *ACM J. Emerg. Technol. Comput. Syst.*, vol. 5, no. 3, pp. 13.1–13.31, Aug. 2009.
- [11] G. Lemieux and D. Lewis, "Circuit design of routing switches," in *Proc. Int. Symp. FPGAs*, 2002, pp. 19–28.
- [12] Dr. Sanjay Sharma and Shyam Akashe (2011), "High Density Four-Transistor SRAM Cell With Low Power Consumption", *Proc. of Int. J. Comp. Tech. Appl.*, Vol 2, 1275-1282.

BIBLIOGRAPHY OF AUTHORS



Humera Zainab is pursuing Master of Technology in Electronic Design Technology in SR Engineering College, Warangal, Telangana. She has completed her B.Tech from Trinity Engineering College, Karimnagar, Telangana in 2015. Her areas of interests are VLSI, Digital Signal Processing and Computer Networks. She Published 1 Poster in ICRTEECT-2017.



P. Anuradha working as Senior assistant professor of Electronics and Communication Engineering, S R Engineering College, Warangal. She has 12 years of teaching experience. She has obtained B.Tech (ECE) Degree from National Institute of Science Technology Warangal, Andhra Pradesh, India in 2003 and M.Tech (Embedded systems) Degree from JNTUH, Andhra Pradesh, India in 2010. Pursuing her Ph.D under JNTUH. She is a member of IETE, and her research areas include VLSI, Signal processing, and Embedded Systems.