

## Design a High Speed and Area Efficient Carry Skip Ppa

**P. SWARNALATHA**

M.Tech (VLSI)

Dept of E.C.E

Chaitanya Institute of Technology and Science,  
Warangal, Telangana,India

Email: Poreddy.swarnalatha81@gmail.com

**Dr. K. SEETHARAM**

Associate Professor

Dept of E.C.E

Chaitanya Institute of Technology and Science,  
Warangal, Telangana,India

Email: seetha\_ram2002@yahoo.com

**ABSTRACT:** In this paper discussed about a carry skip adder (CSKA) structure with higher speed yet lower energy consumption compared with the conventional adder. In moreover, utilize multiplexer logic, the proposed structure make using NAND-NOR-Invert (NNI) and NOR-NAND-Invert (NNI) compound gates for the skip logic. The structure may be realized with both fixed and variable stage size styles, further improves the energy and speed parameters of the adder. Finally, a hybrid variable proposed adder structure, which lowers the power consumption affect the speed, is presented. The proposed architecture of this paper analysis the logic size, area and power consumption using Xilinx 14.2.

*Index Terms*— low power, high speed, CSKA, NNI.

### I.INTRODUCTION

In VLSI systems the area efficient, low power and high performance are very important one in portable and mobile devices and biomedical instrument. The adder is the main component of the arithmetic operation of these devices. And also the several adders are used in complex digital processing. So the efficient adder is improving the performance of the DSP. Many numbers of adders are used for the arithmetic functions. The ripple carry adder is very simple adder.

But the speed is less. Where as to use the carry look ahead adder is fastest one but the area consumption is high. In provide the performance of the 32 bit multiplier with carry look ahead adder and a 32 bit multiplier with ripple carry adder and showed that CLA multiplier is almost twice speed of the RCA multiplier.

We are proposed in this paper is carry skip adder; it is overcome the disadvantages of the Ripple carry adder and carry look ahead adder. So reduce the delay of the adder and reduce the area of the adder.

Carry-look ahead and carry-select adders are very fast but far larger and consume much more power than ripple or carry-skip adders. Two of the fastest known addition circuits are the Lynch-Swartzlander's and Kantabutra's hybrid carry look-ahead adders. They are based on the usage of a carry tree that produces carries into appropriate bit positions without back propagation.

In order to obtain the valid sum bits as soon as possible, in both Lynch-Swartzlander's and Kantabutra's adders the sum bits are computed by means of carry-select blocks, which are able to perform their operations in parallel with the carry-tree. Recently, the near-threshold region has been considered as a region that provides a more desirable

tradeoff point between delay and power dissipation compared with that of the sub threshold one, because it results in lower delay compared with the sub threshold region and significantly lowers switching and leakage powers compared with the super threshold region.

In addition, near-threshold operation, which uses supply voltage levels near the threshold voltage of transistors, suffers considerably less from the process and environmental variations compared with the subthreshold region. The dependence of the power (and performance) on the supply voltage has been the motivation for design of circuits with the feature of dynamic voltage and frequency scaling. In these circuits, to reduce the energy consumption, the system may change the voltage (and frequency) of the circuit based on the workload requirement.

For these systems, the circuit should be able to operate under a wide range of supply voltage levels. Of course, achieving higher speeds at lower supply voltages for the computational blocks, with the adder as one the main components, could be crucial in the design of high-speed, yet energy efficient, processors. In this paper, given the attractive features of the CSKA structure, we have focused on reducing its delay by modifying its implementation based on the static CMOS logic. The concentration on the static CMOS originates from the desire to have a reliably operating circuit under a wide range of supply voltages in highly scaled technologies.

The proposed modification increases the speed considerably while maintaining the low area and power consumption features of the CSKA. In addition, an adjustment of the


structure, based on the variable latency technique, which in turn lowers the power consumption without considerably impacting the CSKA speed, is also presented. To the best of our knowledge, no work concentrating on design of CSKAs operating from the super threshold region down to near-threshold region and also, the design of (hybrid) variable latency CSKA structures have been reported in the literature.

## **II. PRIOR WORK**

### **A. MODIFYING CSKAS FOR IMPROVING SPEED**

Alioto and Palumbo propose a simple strategy for the design of a single-level CSKA. The method is based on the VSS technique where the near-optimal numbers of the FAs are determined based on the skip time (delay of the multiplexer), and the ripple time (the time required by a carry to ripple through a FA).

The goal of this method is to decrease the critical path delay by considering a non integer ratio of the skip time to the ripple time on contrary to most of the previous works, which considered an integer ratio. In all of the works reviewed so far, the focus was on the speed, while the power consumption and area usage of the CSKAs were not considered. Even for the speed, the delay of skip logics, which are based on multiplexers and form a large part of the adder critical path delay, has not been reduced.



**Fig 1. Conventional structure of the CSKA**

### B.IMPROVING EFFICIENCY OF ADDERS AT LOW SUPPLY VOLTAGES

To improve the performance of the adder structures at low supply voltage levels, some methods have been proposed. In adaptive clock stretching operation has been suggested. The method is based on the observation that the critical paths in adder units are rarely activated. Therefore, the slack time between the critical paths and the off-critical paths may be used to reduce the supply voltage. Notice that the voltage reduction must not increase the delays of the noncritical timing paths to become larger than the period of the clock allowing us to keep the original clock frequency at a reduced supply voltage level.

When the critical timing paths in the adder are activated, the structure uses two clock cycles to complete the operation. This way the power consumption reduces considerably at the cost of rather small throughput degradation.

In the efficiency of this method for reducing the power consumption of the RCA structure has been demonstrated. The CSLA structure was enhanced to use adaptive clock stretching operation where the enhanced structure was called cascade CSLA (C2SLA). Compared with the common

CSLA structure, C2SLA uses more and different sizes of RCA blocks.

Since the slack time between the critical timing paths and the longest off-critical path was small, the supply voltage scaling, and hence, the power reduction were limited. Finally, using the hybrid structure to improve the effectiveness of the adaptive clock stretching operation has been investigated.


In the proposed hybrid structure, the KSA has been used in the middle part of the C2SLA where this combination leads to the positive slack time increase. However, the C2SLA and its hybrid version are not good candidates for low-power ALUs. This statement originates from the fact that due to the logic duplication in this type of adders, the power consumption and also the PDP are still high even at low supply voltages The CSKA may be implemented using FSS and VSS where the highest speed may be obtained for the VSS structure .Here, the stage size is the same as the RCA block size.

### III PROPOSED CSKA STRUCTURE

The structure is based on combining the concatenation and the incrementation schemes with the Conv- CSKA structure, and hence, is denoted by CI-CSKA. It provides us with the ability to use simpler carry skip logics. The logic replaces 2:1 multiplexers by AOI/OAI compound gates (Fig. 2). The gates, which consist of fewer transistors, have lower delay, area, and smaller power consumption compared with those of the 2:1 multiplexer.

Note that, in this structure, as the carry propagates through the skip logics, it


becomes complemented. Therefore, at the output of the skip logic of even stages, the complement of the carry is generated. The structure has a considerable lower propagation delay with a slightly smaller area compared with those of the conventional one. Note that while the power consumptions of the AOI (or OAI) gate are smaller than that of the multiplexer, the power consumption of the proposed CI-CSKA is a little more than that of the conventional one. This is due to the increase in the number of the gates, which imposes a higher wiring capacitance (in the noncritical paths).




**Fig 2. Structure of the proposed hybrid variable latency CSKA**

The reason for using both AOI and OAI compound gates as the skip logics is the inverting functions of these gates in standard cell libraries. This way the need for an inverter gate, which increases the power consumption and delay, is eliminated. As shown in Fig. 2, if an AOI is used as the skip logic, the next skip logic should use OAI gate. In addition, another point to mention is that the use of the proposed skipping structure in the Conv-CSKA structure increases the delay of the critical path considerably. This originates from the fact that, in the Conv-CSKA, the skip logic (AOI or OAI compound gates) is not able to bypass the zero carry input until the zero carry input propagates from the corresponding RCA block.

## IV. RESULTS



**Fig 2. RTL SCHEMATIC**



**Fig 3. OUTPUT WAVEFORM**

## V. CONCLUSION

In this paper, a static CMOS CSKA structure called CI-CSKA was proposed, which exhibits a higher speed and lower energy consumption compared with those of the conventional one. The efficiency of the proposed structure for both FSS and VSS was studied by comparing its power and delay with those of the Conv-CSKA, RCA, CIA, SQRT-CSLA, and KSA structures. The results revealed considerably lower PDP for the VSS implementation of the CI-CSKA structure over a wide range of voltage from super-threshold to near threshold. The results also suggested the CI-CSKA structure as a very good adder for the

applications where both the speed and energy consumption are critical. In addition, a hybrid variable latency extension of the structure was proposed. The suggested structure showed the lowest delay and PDP making itself as a better candidate for high-speed low-energy applications.

## VI. REFERENCES

- [1]. A. Tyagi, "A reduced area scheme for carry-select adders", IEEE Trans. on Computer, vol. 42, pp. 1163- 1170, 1993
- [2]. Hasan Krad and Aws Yousif Al-Taie, "Performance Analysis of a 32-Bit Multiplier with a Carry-Look-Ahead Adder and a 32-bit Multiplier with a Ripple Adder using VHDL", Journal of Computer Science 4 (4): 305-308, 2008.
- [3]. Sauvagya Ranjan Sahoo, Kamala Kanta Mahapatra, "Design of Low Power and High Speed Ripple Carry Adder Using Modified Feed through Logic" in 2012 International Conference on Communications, Devices and Intelligent Systems (CODIS) , 978-1-4673-4700.
- [4]. R.W.Doran, "Variants of an improved carry-look ahead adder," IEEE Trans. Computers, vol. 37, Sep.1988.
- [5]. A Koren, Computer Arithmetic Algorithms, 2nd ed. Natick, MA, USA: A K Peters, Ltd., 2002.
- [6]. R. Zlatanovici, S. Kao, and B. Nikolic, "Energy-delay optimization of 64-bit carry-look ahead adders with a 240 ps 90 nm CMOS design example," IEEE J. Solid-State Circuits, vol. 44, no. 2, pp. 569–583, Feb. 2009.
- [7]. S. K. Mathew, M. A. Anders, B. Bloechel, T. Nguyen, R. K. Krishnamurthy, and S. Borkar, "A 4-GHz 300-mW 64-bit integer execution ALU with dual supply voltages in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 44–51, Jan. 2005.
- [8]. C. Nagendra, M. J. Irwin, and R. M. Owens, "Area-time-power tradeoffs in parallel adders," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 43, no. 10, pp. 689–702, Oct. 1996.
- [9]. Y. He and C.-H. Chang, "A power-delay efficient hybrid carrylookahead/carry-select based redundant binary to two's complement converter," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 1, pp. 336–346, Feb. 2008.
- [10]. C.-H. Chang, J. Gu, and M. Zhang, "A review of 0.18  $\mu\text{m}$  full adder performances for tree structured arithmetic circuits," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 6, pp. 686–695, Jun. 2005.

### Authors:



**P. SWARNALATHA** studying M.Tech (VLSI) from Chaitanya Institute of Technology and Science, Warangal, Telangana, India.



**Dr. K. SEETHARAM** working as Associate professor in Dept of E.C.E from Chaitanya Institute of Technology and Science, Warangal, Telangana, India