

Low Power Variation Tolerant Non Volatile Lookup Table Design

Venkatesh.B & G.Veerapandu,

¹M.Tech (VLSI Design) Department of ECE, Aditya College of Engineering (JNTUK), Surampalem, Andhra Pradesh

²M.Tech, (Ph.D), Associate Professor, Department of ECE, Aditya College of Engineering (JNTUK), Surampalem, Andhra Pradesh

Abstract

Emerging non volatile memories (NVMs), such as PRAM, and RRAM, have been widely investigated to replace MRAM as the configuration bits in field-programmable gate arrays for high security and instant power ON. This brief introduces a low-power variationtolerant non volatile lookup table circuit to overcome the reliability issue in read and write the data. In present work RRAM cell is used to sufficient provide sense margin as a configuration bit and a reference resistor. A single-stage sense amplifier with voltage clamp is employed to reducing the power without impairing the reliability. The evaluation shows that 22% reduction in delay, 38% reduction in power, and the tolerance of variations of $2.5 \times$ typical RON or ROFF in reliability are achieved for the proposed non volatile lookup table.

Index Terms—Logic in memory, low power, non volatile lookup table (nvLUT), MRAM, RRAM, variation tolerant.

Introduction

SRAM-based field-programmable gate arrays (FPGAs) have been widely used during the last decades. However, the volatility of SRAM has limited FPGAs in applications where high security and instant power-on are required. The problem can be solved by introducing non volatile memory (NVM) as the configuration bit. The emerging non volatile memories such as PRAM, and RRAM, have been verified with better scalability and logic compatibility. Based on the logic in memory concept that is look up table design, which is the core building block.

Existing System

In existing system Magneto resistive random access memory (MRAM) is used as configuration bit. Configuration bits are received in serially from external memory in the power down case, and then data will be loss in this case. In order to use this memory the inconsistency has been introduced in the implementation of look up table.



Drawbacks

- The resistance state of MRAM (Magneto resistive random access memory) is small compare with RRAM to store the data in the form of resistance state in storage cell of a MRAM, thus resulting in larger area due to serial parallel magnetic junctions.
- Roff/Ron for MRAM which results in less sense margin and larger area.

Proposed System

Proposed system will be developed on resistive random access memory (resistive RAM), that can modify the structure of a storage cell. RRAM cell is employed as a configuration bit to provide sufficient sense margin .In proposed design, the nvLUT presented as shown in Fig. 1. The input is all too easily be extended to eight in the current products.

Advantages

- RRAM (Resistive random access memory) has larger Roff/Ron (Resistance state) ratio to store the data in their storage cell.
- RRAM cell has been used as the configuration bit in proposed and a reference resistor as been used to provide sufficient sense margin to read and write data.

The area cost is decreased because no serial and parallel memory cell combinations are needed.

Low power variation tolerant NVLUT

To illustrate the design, the input nvLUT presented as shown in Fig.1, the input count is even easier FPGA products in the main stream of the six, expanded. Of the total construction nvLUT a SSAVC, a tree Multiplexer (TMUX), a MRP, a RRAM piece, and will have an footer transistor. RRAM as a reference resistor blanks at the right-most slice of the RRAM cell configuration forms for the left and four 1T1R RRAM cells. The truth table logic voltage SRAM is different from the resistance of the state, ROFF or RON, will be stored in the form of a piece of RRAM. For example, a NOR gate, in order to program the nvLUT, R0 programmed as R_{ON} denoting 1, as while, R1, R2, and R3 programmed as R_{OFF} denoting 0. The inputs INO and IN1 TMUX of the RRAM cell to select the program to the program. RRT in the sense amplifier to the output 1 to be exposed to high parasitic RC bit and reference resistor, making the configuration of the margin between the resistance memory variations is suitbtle, reference may be slow Discharge path.





Figure: 1 Architecture of low power variation tolerant NVLUT

A.RRAM as configuration bit

The 1T1R RRAM cell is employed as a configuration bit and a reference resistor to provide sufficient sense margin, Different from crossbar array, a 1T1R RRAM cell can eliminate the sneaking current and the disturbances during write and read, thus saving power and acquiring high yield. The typical RON and ROFF of RRAM are of kilo-ohms and mega ohms, respectively, and ROFF/RON is over 100, which is at least $40 \times$ larger than that of MRAM. Therefore, sufficient sense margin is guaranteed and the configuration resources are also saved by half compared with the parallel or serial combination scheme. Moreover, the RRAM storage layer

B.Single Stage Sense Amplifier with Voltage Clamp

Single stage sense amplifier with voltage clamp converts the resistance state of RRAM into a rail-to-rail logic voltage. Transistors M3– M6 constitute of a latch amplifier. Transistors M1 and M2 are used to recharge the output nodes OUT and OUTB to VDD .when CLK is low and transistor MF is used to initiate the conversion when CLK is high. Compared with the previous two-stage sense amplifier, the single-stage realization occupies less die area. The internal voltages in TMUX and MRP are clamped to lower voltages by the clamp transistors to save power.



Figure: 2 Single Stage Sense Amplifier with Voltage Clamp

It has low power dissipation and a sense of basic differential amplifier in comparison to the offset voltage. The differential voltage sensing operation, providing fast loading equipment for simultaneous exchange of meaning is the primary purpose of the amplifier. SSAVC rail-



to-rail voltage logic state changes the resistance of the RRAM

C. Tree Multiplexer (TMUX)

TMUX is a multiplexer with select line in0 and in1 which are used to select the corresponding RRAM. Its working principle is similar to NOR operation. It is a major dynamic power reduction technique. Gate the clock as much as the flop is not necessary to be toggled. Otherwise in every clock cycle flop will toggle, dissipate more power.

 Table: 1 NOR operation in TMUX

IN0	IN1	OUT
0	0	R0
0	1	R1
1	0	R2
1	1	R3

This brief introduces low power variation tolerant nvLUT to overcome the previous work . Because

- Area cost is decreased because no
 Serial parallel memory cell is used
- ► Large R OFF/R ON

D. Matched Reference Path

The MRP is devised to minimize the parasitic *RC* mismatch between the above-mentioned two paths. To illustrate this point, IN0 and IN1 are assumed to take the logic values of 0 and 1, respectively. As shown in Fig. 1, the path marked by the green dash line in TMUX, P01, is selected to be compared with the reference path,

*P*ref . For reliable sensing, the parasitic *RC*s of P01 and *P*ref should be equivalent. Therefore, the transistors MP8 and MP10 with their gate grounded are, respectively, added at the nodes B and D in MRP to imitate the parasitic effects of off-state transistors MP2 and MP3 at the nodes A and C in TMUX.

E. Footer Transistor

The function of footer transistor MF is to allow current to flow during sensing and it is closed during precharge to restrain leakage.

F.RRAM slice

It constitutes of four RRAM cells at the left for configuration and a dummy RRAM cell at the right most as a reference resistor. The truth table stored in RRAM slice in the form of resistance state, ROFF or RON, which is different from the logic voltage in SRAM.

Simulation Results



Figure: 3 Timing diagram of proposed System (power consumed ,P=0.001 μw, 5.0ns/Div)



e-ISSN: 2348-6848 p-ISSN: 2348-795X Volume 04 Issue 13 October 2017



Figure: 4 Simulation result of proposed system (power consumed,P=10.77 μw)

and the second sec				-
ite Yiew Edit Simulate Compile Analysis Help				
S J TOBQQ K = U	A B B A E E B HOY			
- 19965				
Bolym				
and a state of sheet of sheet of small	Time Time Const Time Time Take Take Take	The second second second second	wards wards and wards wards	2.007.0082
			ي د کرد د کر کر کر کر کر ک	
		and a sharehold a sharehold a	and the state of a state of the	
AM STATISTICS IN THE REAL PROPERTY INTERNAL PROPERT				
jun -				
nat				
2011				
1000				
and a second sec				
CAN III				
2 genet				

Figure: 5 Layout diagram of proposed system Comparisons of existing and proposed systems

METHOD	MRAM as configuration bit	RRAM as configuration bit
Power consumed (Analog Simulation)	57.124µw	10.77 μw
Voltage vs. Current	57.124µw	10.77 μw
Frequency vs. Time	10.350 μw	0.290 μw
Timing Diagram	0.5 μw	0.001 µw

Table :2 Power consumption analysis

Software Requirements

In this the circuits can be designed and compel hear using verilog file. Micro wind automatically generate a error free CMOS layout although this place rout is not optimized enough as we do not indulge in complex place and route algorithm and also create CMOS layout of their own compile one line verilog syntax or custom build the layout by manual drawing.

DSCH can convert the digital circuit into verilog file which can be further synthesized for FPGA/CPLD devices of any vendor. the same verilog file can be compiled for layout conversation in micro wind DSCH is used to validate the architecture of the logic circuit before the microelectronics design is started.

Tools of Micro wind

- Micro wind
- > DSCH
- Microwind3 Editor
- Micro wind 2D viewer
- ➢ Micro wind 3D viewer
- Micro wind analog simulator

Conclusion

The techniques of low power variation tolerant nvLUT are described in this brief. RRAM as the configuration bit to provide large sense margin, thus reduce the effects of memory and logic



process variations. SSAVC helps to reduce the power without impairing the reliability. The MRP is used to reduce the RC mismatch of selected path in the multiplexer. By evaluation, remarkable improvements in power, delay, area, and reliability are achieved.

References

[1] S. D. Brown, R. J. Francis, J. Rose, and Z. G. Vranesic, Field Programmable Gate Arrays. USA: MA, Kluwer, 1992. Boston. [2] S. Seo et al., "Reproducible resistance switching in polycrystalline NiO films," Appl. Phys. Lett., vol. 85, no. 23, pp. 5655-5657,. [3] L. Torres, R. M. Brum, L. V. Cargnini, and G. Sassatelli, "Trends on the application of emerging non volatile memory to processors and programmable devices," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2013, pp. 101-104.

[4] M. Wang et al., "A novel Cux SiyO resistive memory in logic technology with excellent data retention and resistance distribution for embedded applications," in Proc. Symp. VLSI Technol. (VLSIT), Jun. 2010. [5] X. Xue et al., "Non volatile SRAM cell based on Cux O," in Proc. 9th Int. Conf. Solid-State Integr.-Circuit Technol. (ICSICT), Oct. 2008. 869-871. pp. [6] N. Bruchon, L. Torres, G. Sassatelli, and Cambon, "Technological hybridization for

efficient run time reconfigurable FPGAs," in Proc. IEEE Compute. Soc. Annu. Symp. VLSI (ISVLSI), Mar. 2007, pp. 29–34.

[7] W. Zhao, E. Belhaire, B. Dieny, G. Prenat, and C. Chappert, "TAS-MRAM based non-volatile FPGA logic circuit," in *Proc. Int. Conf. Field-Program. Technol.* (ICFPT), Dec.2007, pp. 153–160.

[8] D. Suzuki *et al.*, "Fabrication of a non volatile lookup-table circuit chip using magneto/semiconductor-hybrid structure for an immediate power-up field programmable gate array," in *Proc. Symp. VLSI Circuits* (VLSIC),Jun.2009,pp.80–81.